## SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Direct Overriding Clear
- Applications:
  - Stacked or Push-Down Registers
  - Buffer Storage
  - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two outputenable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

SN54ALS299 . . . J PACKAGE SN74ALS299 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS299 . . . FK PACKAGE (TOP VIEW)



Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs asynchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs, but has no effect on clearing, shifting, or storing data.

The SN54ALS299 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS299 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

# SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

#### **FUNCTION TABLE**

MODE				INP	JTS							I/O P	ORTS				OUTI	PUTS
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/QB	C/QC	D/QD	E/QE	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	$Q_{A'}$	$Q_{H'}$
Clear	L L L	X L H	L X H	L L X	L L X	X X X	X X X	X X X	L L X	L L L	Г Г							
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>B0</sub> Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub> Q <sub>D0</sub>	Q <sub>E0</sub> Q <sub>E0</sub>	Q <sub>F0</sub> Q <sub>F0</sub>	Q <sub>G0</sub> Q <sub>G0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>
Shift Right	H H	L L	H H	L L	L L	<b>↑</b>	X X	H L	H L	Q <sub>An</sub> Q <sub>An</sub>	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H L	Q <sub>Gn</sub> Q <sub>Gn</sub>
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H L
Load	Н	Н	Н	Χ	Χ	1	Х	Χ	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

## logic symbol‡




<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>†</sup> When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

# logic diagram (positive logic)



 $\dagger$  I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub> : All inputs		7 V
I/O ports		5.5 V
Operating free-air temperature range, T <sub>A</sub> : \$	SN54ALS299	. −55°C to 125°C
	SN74ALS299	0°C to 70°C
Storage temperature range		. −65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

### recommended operating conditions

				SN54ALS299 SN74ALS299			99	UNIT		
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
la	High-level output current	Q <sub>A</sub> ' or Q <sub>H</sub> '				-0.4			-0.4	mA
IOH	r light-level output current	$Q_A - Q_H$				-1			5 5.5	IIIA
IOL Low-level output current	Q <sub>A</sub> ' or Q <sub>H</sub> '	Q <sub>A</sub> ′ or Q <sub>H</sub> ′			4			8	mA	
	Low-level output current	Low-level output current QA - QH				12			24	IIIA
TA	Operating free-air temperature			-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST CO	SN	54ALS2	99	SN	UNIT				
	ARAWETER	1251 00	NDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX		
٧ıK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2			
Vон	Q <sub>A</sub> – Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	QA - QH	VCC = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
Q <sub>A</sub> , or Q <sub>H</sub> ,	V <sub>CC</sub> = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25 0.4				
	VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	).5 V		
VOL	Q <sub>A</sub> – Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	v	
	QA - QH	VCC = 4.5 V	I <sub>OL</sub> = 24 mA				0.35		0.5		
1.	A – H	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			0.1			0.1	mA	
Ħ	Any others	VCC = 5.5 V	V <sub>I</sub> = 7 V		0.1				0.1	IIIA	
l <sub>IH</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
. +	S0, S1, SR, SL	V 55V	V: 0.4.V			-0.2			-0.2	A	
I <sub>IL</sub> ‡	Any others	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V		-0.1				-0.1	mA	
	Q <sub>A</sub> ' or Q <sub>H</sub> '	Vac 55V	Va 2.25 V	-15		-70	-15		-70	A	
IO§ QA-QH		V <sub>CC</sub> = 5.5 V,	$V_0 = 2.25 \text{ V}$	-20		-112	-30		-112 mA		
			Outputs high		15	28		15	28		
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		22	38		22	38	mA	
			Outputs disabled		23	40		23	40	ŀO	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $<sup>\</sup>ddagger$  For I/O ports (Q<sub>A</sub>-Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>\$</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54A	LS299	SN74A	UNIT		
			MIN	MAX	MIN	MAX	UNIT		
fclock	Clock frequency (at 50% duty cycle)			0	17	0	30	MHz	
	Pulse duration	CLK high or low		22		16.5			
t <sub>W</sub>	Fulse duration	CLR low	12		10	ns			
		S0 or S1	25		20				
l.	Setup time before CLK↑		High	18		16			
t <sub>su</sub>		Serial or parallel data	15		6		ns		
	Inactive-state setup time before CLK↑†	CLR		15		15			
	Hold time after CLK↑	S0 or S1	0		0				
<sup>t</sup> h	Hold time after CLK	Serial or parallel data	0		0		ns		

<sup>†</sup> Inactive-state setup time is also referred to as recovery time.


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX <sup>‡</sup>					
		SI		LS299	SN74ALS299				
			MIN	MAX	MIN	MAX			
f <sub>max</sub>			17		30		MHz		
<sup>t</sup> PLH	CLK	0.00	2	19	4	13	ns		
<sup>t</sup> PHL	CLK	Q <sub>A</sub> –Q <sub>H</sub>	4	25	7	19	115		
t <sub>PLH</sub>	CLK	00**0	2	21	5	15	ns		
<sup>t</sup> PHL	CLK	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	4	25	8	18	113		
4	Q <sub>A</sub> .		6	29	6	22	ns		
<sup>t</sup> PHL	CLR	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	6	29	6	22	115		
<sup>t</sup> PZH	OE1, OE2	0 0	5	22	6	16	ns		
tPZL	OE1, OE2	$Q_A-Q_H$	6	27	8	22			
<sup>t</sup> PZH	CO C4	0 . 0	5	27	7	17	20		
tPZL	S0, S1	$Q_A-Q_H$	6	26	8	22	ns		
t <sub>PHZ</sub>	OF4 OF2	0.0.	1	15	1	8	20		
t <sub>PLZ</sub>	OE1, OE2	$Q_A-Q_H$	4	38	5	15	ns		
<sup>t</sup> PHZ	S0, S1	Q <sub>A</sub> -Q <sub>H</sub>	1	16	1	12	ne		
<sup>t</sup> PLZ	30, 31	ΨΑ <sup>-</sup> ΨΗ	4	34	8	25	ns		

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma}$  =  $t_{f}$  = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



www.ti.com 10-Jun-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
83021012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	83021012A SNJ54ALS 299FK	Samples
8302101RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302101RA SNJ54ALS299J	Samples
8302101SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302101SA SNJ54ALS299W	Samples
SN74ALS299DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS299	Samples
SN74ALS299N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS299N	Samples
SNJ54ALS299FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	83021012A SNJ54ALS 299FK	Samples
SNJ54ALS299J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302101RA SNJ54ALS299J	Samples
SNJ54ALS299W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302101SA SNJ54ALS299W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

### PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2022

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS299, SN74ALS299:

Catalog: SN74ALS299

Military: SN54ALS299

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
83021012A	FK	LCCC	20	1	506.98	12.06	2030	NA
8302101SA	W	CFP	20	1	506.98	26.16	6220	NA
SN74ALS299DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALS299N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ALS299FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54ALS299W	W	CFP	20	1	506.98	26.16	6220	NA

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated