## FEATURES

18-Bit Resolution<br>Low Nonlinearity<br>Differential: $\pm 1 / 2$ LSB max<br>Integral: $\pm 1 / 2$ LSB max<br>High Stability<br>Differential TC: $\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max<br>Integral TC: $\pm 1 / 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max<br>Gain TC (with Reference): $\pm 4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max<br>Fast Settling<br>Full Scale: $40 \mu$ s to $\pm 0.00019 \%$<br>LSB: $6 \mu$ s to $\pm 0.00019 \%$<br>Small Hermetic 32-Lead Triple DIP Package<br>Low Cost

## APPLICATIONS

Automatic Test Equipment
Scientific Instrumentation
Beam Positioners
Digital Audio

## GENERAL DESCRIPTION

The AD1139 is the first DAC offering 18 -bit resolution (1 part in 262,144 ) and true 18 -bit accuracy in a component size hybrid package. A proprietary bit switching technique provides high accuracy, speed and stability without compromising small size or low cost.
The AD1139 is a complete DAC with precision internal reference, latched data inputs and a quality output voltage amplifier. The analog output voltage ranges are pin programmable to +5 V , $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$. Current output is also provided for use with external amplifiers. The internal precision -10 V reference has a low $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum temperature coefficient and is available for ratiometric applications.
The AD 1139 K is a true 18 -bit accurate DAC with $\pm 1 / 2$ LSB maximum differential and integral nonlinearity. The differential and integral nonlinearity temperature stability is guaranteed at $\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and $\pm 1 / 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum, respectively.
The AD1139 settles to within $\pm 1 / 2$ LSB at 18 bits ( $\pm 0.00019 \%$ ) in $40 \mu \mathrm{~s}$ for a full-scale step $(10 \mathrm{~V})$. The glitch energy is a low $400 \mathrm{mV} \times 500 \mathrm{~ns}$ for a major carry, and wideband output noise is only $15 \mu \mathrm{~V}$.
The AD1139 operates from $\pm 15 \mathrm{~V}$ dc and +5 V dc power supplies. Digital inputs are 5 V CMOS compatible with binary input coding for unipolar output ranges and offset binary coding for bipolar ranges.

## AD1139 FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Eighteen-bit resolution with $\pm 1 / 2$ LSB maximum differential and integral nonlinearity in a hermetic 32-lead triple DIP package.
2. Complete DAC with internal reference, stable low-noise output amplifier, latched DAC inputs, reference output and internal application resistors for programmable output voltage ranges.
3. Temperature compensated internal precision reference with $\pm 0.1 \%$ maximum initial accuracy and $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum tempco.
4. Four pin programmable output voltage ranges $(+5 \mathrm{~V},+10 \mathrm{~V}$, $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ ) and current output available ( -1 mA , $\pm 0.5 \mathrm{~mA}$ ).
5. The 18 -bit parallel input latch assists in microprocessor interface.
6. Accurate measurements of the DAC's output are unusually simple since the AD1139 does not suffer from code dependent ground current errors.
7. True analog output remote sense capability.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577
West Coast Central Atlantic
714/641-9391
214/231-5094
215/643-7790

## AD1139 SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ and rated supplies unless otherwise specified.)




## ANALOG OUTPUT RANGE

The AD1139 is pin programmable to provide a variety of analog outputs, either current or voltage. A unipolar output current of 0 to $-\operatorname{lmA}$ is available at Pin 3 and can be offset by 0.5 mA (connect Pin 2 to Pin 3) for a biolar output of $\pm 0.5 \mathrm{~mA}$. Output voltage ranges $(+5 \mathrm{~V},+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V})$ are available at Pin 7 by connecting the current output (Pin 3) to the amplifier input (Pin 4) and the appropriate internal feedback resistors to the amplifier output (Pin 7) as shown in Figure 1.


Figure 1. Output Voltage and Trim Configuration

## OFFSET \& GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 1. The offset adjust range is plus $0.03 \%$ to minus $0.02 \%$ of full scale range (wiper of potentiometer to REF OUT equals plus $0.03 \%$ ). The gain adjust range is plus $0.06 \%$ to minus $0.08 \%$ of full scale range (wiper to REF OUT equals plus $0.06 \%$ ). Measurement instruments used should be capable of resolving $1 \mu \mathrm{~V}$ at plus full scale for the chosen output range and within $1 \mu \mathrm{~V}$ of zero.

## Procedure:

## UNIPOLAR MODE

1. Apply a digital input of all " 0 s."
2. Adjust the offset potentiometer until a 0.000000 V output is obtained.
3. Apply a digital input of all " 1 s ."
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).

## BIPOLAR MODE

1. Apply a digital input of 100 000.
2. Adjust the offset potentiometer until a 0.000000 V output is obtained.
3. Apply a digital input of all " 1 s ."
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).

|  | Code 000 . . . . 00 | Code 111 . . . 11 |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} \hline \text { Unipolar } & +5 \mathrm{~V} \\ & +10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.000000 \mathrm{~V} \\ & 0.000000 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +4.999981 \mathrm{~V} \\ & +9.999962 \mathrm{~V} \end{aligned}$ |  |
|  | Code 100 . . . . 00 | Code 111 . . . . 11 | Code $000 \ldots 00$ |
| $\begin{aligned} \text { Bipolar } & \pm 5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.000000 \mathrm{~V} \\ & 0.000000 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +4.999962 \mathrm{~V} \\ & +9.999924 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -5.000000 \mathrm{~V} \\ & -10.000000 \mathrm{~V} \end{aligned}$ |

Table I. Full-Scale and Offset Calibration Voltages

| Symbol | Parameter | Requirement |
| :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 160 ns min |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 120 ns min |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Pulse Width | 200 ns min |

Table II. Timing Requirements

## TIMING DIAGRAM \& LATCH CONTROL

Timing requirements for the AD1139 are shown in Table II. The timing diagram is shown in Figure 2. The WRite line controls an 18 -bit wide data input latch. This latch is transparent when the WRite line is LOW, allowing all bits to be accessed directly. When the WRite line is activated HIGH, the data present at the inputs is held in the latch and the appropriate analog voltage is seen at the output.


Figure 2. AD1139 Timing Diagram

## GROUNDING \& GUARDING

The current from measurement ground (Pin 1) is small and independent of the digital input code to the DAC. This greatly simplifies making error free analog measurements. Connect this high quality ground to the system's or application's high quality ground. Connect the DAC's power ground (Pin 27) to the system return, also connect the system's high quality ground to the system return. It is most important that the measurement ground (Pin 1) and power ground (Pin 27) be connected externally for proper circuit operation.
The current output pin (I $\mathrm{I}_{\mathrm{OUT}}$, Pin 3) is sensitive to external noise sources, such as digital input lines. This pin and any components connected to this pin should be surrounded by a grounded guard as shown in Figure 3.


Figure 3. Guarding Recommendations

## REMOTE SENSE APPLICATION

The AD1139's remote sense capability allows driving heavy loads or long cables without the usual, accompanying gain errors. By sensing at the load, as described in Figure 4, the load current will pass through the amplifier's output and the power ground, but not through the sense lines. The potential gain errors that would be induced by this load current are therefore minimized. The load should not exceed $\pm 10 \mathrm{~mA}$ or 2 nanofarads to insure proper operation of the AD1139's internal output amplifier.


Figure 4. Remote Sensing

## RATIOMETRIC DAC TESTING APPLICATION

The AD1139's highly stable reference output can be conveniently used in the testing of other high resolution DACs. Figure 5 describes how the REF OUT (Pin 31) is used as the external reference input to a device-under-test. The gain of the device-under-test will now accurately track the AD1139's gain and eliminate reference contribution to gain error.

When used as a reference DAC to test the integral and differential linearity of 14 - and 16 -bit DACs, the AD1139 provides a measurement capability with just $1 / 16$ LSB of uncertainty at 14 bits.
Gain and offset errors of the device-under-test (D.U.T.) may be accounted for in software. Once zeroed, the integral linearity error can be measured as the difference between the reference DAC (AD1139) and the D.U.T. as seen at the digital voltmeter.
The differential linearity error is then determined by incrementing or decrementing the D.U.T. digital input by 1LSB, and comparing the new output at the DVM with the previous output. The difference between these two measurements should be exactly one ideal LSB. The amount of disagreement from one ideal LSB is the differential linearity error.


Figure 5. Ratiometric DAC Testing

## IBM ${ }^{\star}$ PC INTERFACE

Figure 6 illustrates a typical IBM personal computer interface which uses three 8-bit external latches and two decoder chips. The three HCT374 latches are connected to the data bus (D0 through D7). The HCT138 decoder chip decodes the address bus and enables each latch, including the AD1139's internal DAC latch, to see the appropriate digital word. The HCT688 chip and the HCT138 decoder define the I/O address space where the four latches will reside. In the Figure 6 example, they reside in the address space as shown in Table III.

| I/O Address | Selected Latch | Data Bits |
| :--- | :--- | :--- |
| 380 H | Low Byte | DB0-DB7 |
| 381 H | Mid Byte | DB8-DB15 |
| 382 H | High Byte | DB16, DB17 |
| 383H | AD1139 Latch | DB0-DB17 |

Table III. IBM Interface Address Locations


Figure 6. AD1139 to IBM PC Compatible Interface

## LONG-TERM STABILITY VS. TEMPERATURE

Adjusting the linearity of any DAC after it is installed in the application is often difficult or impossible. It is preferable to maintain some specified accuracy over the useful working life of the product (commonly 5 to 10 years). Stable linearity performance over time can, therefore, be a very important parameter for the DAC.
Accelerated testing to determine the expected linearity stability over time can be accomplished by two different methods. Linearity is first measured at $+25^{\circ} \mathrm{C}$. The DAC is then operated at a fixed elevated temperature for an extended period of time. The DAC is then retested at $+25^{\circ} \mathrm{C}$, and the change in linearity error vs. time is calculated. The ARRHENIUS EQUATION (used in reliability calculations) can be used to determine what the acceleration factor is from $+25^{\circ} \mathrm{C}$ to the elevated test tem-
perature. Knowing the acceleration factor and the linearity error vs. time at the elevated temperature, one could calculate the expected long-term stability of linearity at nominal temperatures.
A second test method determines how long it will take for the linearity to shift by a specific error band (we chose $\pm 2 \mathrm{ppm}$ for our example) at any specified temperature. The first step is to measure the linearity at a moderately elevated temperature (e.g., $+85^{\circ} \mathrm{C}$ ) and then monitor how long it takes at this temperature to reach the error band limit. The second step is to perform the same test at a much higher elevated temperature (e.g., $+125^{\circ} \mathrm{C}$ ). The two resulting time vs. temperature points are then plotted on semilog paper. A line drawn through the two points allows extrapolation to the length of time expected to reach the error band ( $\pm 2 \mathrm{ppm}$ ) at other temperatures, including $+25^{\circ} \mathrm{C}$.

Figure 7 shows how long it would take for the AD1139＇s linearity to drift $\pm 2 \mathrm{ppm}(1 / 2 \mathrm{LSB})$ at any operating temperature．The uppermost plot shows stability under storage conditions（no power），and the lower plot shows the AD1139＇s operating stability （under power）．The operating vs．storage difference is due to the $10^{\circ} \mathrm{C}$ temperature rise when the AD1139 is powered．


Figure 7．Nonlinearity vs．Time／Temperature

## BURN－IN

All AD1139s undergo a 168 hour，powered burn－in＠ $125^{\circ} \mathrm{C}$ ， prior to laser trimming．This burn－in produces the optimum stability for the resistor network and eliminates infancy defects．
As shown in Figure 7，exposure to elevated temperatures produces an acceleration of the normal aging process．Preconditioning／burn－ in employed by the user will lead to premature linearity shifts outside of the initial guaranteed specifications．The ADI warranty will not cover DACs that exhibit this type of forced premature specification degradation．

## EXTERNAL AMPLIFIER FOR HIGH SPEED OR HIGH OUTPUT CURRENT

The AD1139＇s internal output amplifier is optimized for very low noise，dc stable applications with moderate settling time． Applications requiring higher speed or more output current can use an external amplifier，such as shown in Figure 8．The AD711 settles to within 16 bits in only $6 \mu$ s for a unipolar full scale step．Other amplifiers may be chosen for differing tradeoffs． The noise gain seen by the output amplifier，depends on the output voltage range selected（see Table IV）．The amplifier selected must be stable at the noise gain corresponding to the output range．


Figure 8．External Amplifier for High Speed

| Output Voltage Range | Noise Gain |
| :---: | :---: |
| 0 to +5 V | 2 |
| 0 to +10 V | 3 |
| $\pm 5 \mathrm{~V}$ | 4 |
| $\pm 10 \mathrm{~V}$ | 7 |

Table IV．Noise Gain vs．Output Voltage Range

## SETTLING TIME

The LSB step and full－scale step typical settling times，to within $\pm 1 / 2$ LSB at 18 bits，are shown in the Specification Table．
Figure 9 graphically presents the typical settling times to within $\pm 1 / 2 \mathrm{LSB}$ at resolutions from 12 to 18 bits．


