

# High Speed, Logic Isolator

AD261

#### **FEATURES**

Isolation Test Voltage: To 3.5 kV rms

Five Isolated Logic Lines: Available in Six I/O Configurations

Logic Signal Bandwidth: 20 MHz (min) CMV Transient Immunity: 10 kV/µs min Waveform Edge Transmission Symmetry: ±1 ns

Field and System Output Enable/Three-State Functions

Performance Rated Over -25°C to +85°C

UL1950, IEC950, EN60950 Certification (VDE, CE, Pending)

### **APPLICATIONS**

PLC/DCS Analog Input and Output Cards **Communications Bus Isolation General Data Acquisition Applications IGBT Motor Drive Controls** High Speed Digital I/O Ports

### GENERAL DESCRIPTION

The AD261 is designed to isolate five digital control signals to/from a microcontroller and its related field I/O components. Six models allow all I/O combinations from five input lines to five output lines, including combinations in between. Every AD261 effectively replaces up to five opto-isolators.


Each line of the AD261 has a bandwidth of 20 MHz (min) with a propagation delay of only 14 ns, which allows for extremely fast data transmission. Output waveform symmetry is maintained to within ±1 ns of the input so the AD261 can be used to accurately isolate time-based PWM signals.

All field or system output pins of the AD261 can be set to a high resistance three-state level by use of the two enable pins. A field output three-stated offers a convenient method of presetting logic levels at power-up by use of pull-up/down resistors. System side outputs being three-stated allows for easy multiplexing of multiple AD261s.

The isolation barrier of the AD261 B Grade is 100% tested as high as 3.5 kV rms (system to field). The barrier design also provides excellent common-mode transient immunity from 10 kV/µs common-mode voltage excursions of field side terminals relative to the system side, with no false output triggering on either side.

Each output is updated within nanoseconds by input logic transitions, the AD261 also has a continuous output update feature that automatically updates each output based on the dc level of the input. This guarantees the output is always valid 10 µs after a fault condition or after the power-up reset interval.

#### FUNCTIONAL BLOCK DIAGRAM



### **PRODUCT HIGHLIGHTS**

Six Isolated Logic Line I/O Configurations Available: The AD261 is available in six pin-compatible versions of I/O configurations to meet a wide variety of requirements.

Wide Bandwidth with Minimal Edge Error. The AD261 affords extremely fast isolation of logic signals due to its 20 MHz bandwidth and 14 ns propagation delay. It maintains a waveform input-to-output edge transition error of typically less than  $\pm 1$  ns (total) for positive vs. negative transition.

3.5 kV rms Test Voltage Isolation Rating: The AD261 B Grade is rated to operate at 1.25 kV rms and is 100% production tested at 3.5 kV rms, using a standard ADI test method.

High Transient Immunity. The AD261 rejects commonmode transients slewing at up to 10 kV/µs without false triggering or damage to the device.

(Continued on page 5)

## **AD261\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

## COMPARABLE PARTS •

View a parametric search of comparable parts.

## **DOCUMENTATION**

### **Data Sheet**

• AD261: High Speed, Logic Isolator Data Sheet

## DESIGN RESOURCES 🖵

- · AD261 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

## **DISCUSSIONS**

View all AD261 EngineerZone Discussions.

### SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

### TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

## $\label{eq:AD261-SPECIFICATIONS} \textbf{(Typical at T_A = +25°C, +5 V dc_{SYS}, +5 V dc_{FLD}, t_{RR} = 50 ns max unless otherwise noted)}$

Parameter	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS					
Threshold Voltage					
Positive Transition $(V_{T+})$	$+5 \text{ V dc}_{SYS} = 4.5 \text{ V}$	2.0	2.7	3.15	V
	$+5 \text{ V dc}_{\text{SYS}} = 5.5 \text{ V}$	3.0	3.2	4.2	V
Negative Transition $(V_{T})$	$+5 \text{ V dc}_{\text{SYS}} = 4.5 \text{ V}$	0.9	1.8	2.2	V
0 17	$+5 \text{ V dc}_{\text{SYS}} = 5.5 \text{ V}$	1.2	2.2	3.0	V
Hysteresis Voltage (V <sub>H</sub> )	$+5 \text{ V dc}_{\text{SYS}} = 4.5 \text{ V}$	0.4	0.9	1.4	V
Typicaresis vertage (VH)	$+5 \text{ V dc}_{\text{SYS}} = 5.5 \text{ V}$	0.5	1.0	1.5	v
Input Capacitance (C <sub>IN</sub> )			5		pF
Input Bias Current (I <sub>IN</sub> )	Per Input		0.5		μA
	1 of imput				M.1
OUTPUT CHARACTERISTICS					
Output Voltage <sup>1</sup>					
High Level (V <sub>OH</sub> )	$+5 \text{ V dc}_{SYS} = 4.5 \text{ V},  I_O  = 0.02 \text{ mA}$	4.4			V
	$+5 \text{ V dc}_{SYS} = 4.5 \text{ V},  I_O  = 4 \text{ mA}$	3.7			V
Low Level (V <sub>OL</sub> )	$+5 \text{ V dc}_{SYS} = 4.5 \text{ V},  I_O  = 0.02 \text{ mA}$			0.1	V
( OL)	$+5 \text{ V dc}_{SYS} = 4.5 \text{ V},  I_0  = 4 \text{ mA}$			0.4	V
Output Three-State Leakage Current	ENABLE <sub>SYS/FLD</sub> @ Logic Low/High Level Respectively		0.5		μA
DVALANTIC DECIDINGE 1 (D. f Et					
DYNAMIC RESPONSE 1 (Refer to Figure 2)	#00/ B . G . L #1/ L #1/	00			
Max Logic Signal Frequency (f <sub>MIN</sub> )	$50\%$ Duty Cycle, $+5$ V $dc_{SYS} = 5$ V	20			MHz
Waveform Edge Symmetry Error (t <sub>ERROR</sub> )	t <sub>PHL</sub> vs. t <sub>PLH</sub>		±1		ns
Logic Edge Propagation Delay $(t_{PHL}, t_{PLH})$			14	25	ns
Minimum Pulsewidth (t <sub>PWMIN</sub> )		25			ns
Max Output Update Delay on Fault or After					
Power-Up Reset Interval ( $\approx 30 \mu s$ ) <sup>2</sup>			12		μs
ISOLATION BARRIER RATING <sup>3</sup>					
Operating Isolation Voltage ( $V_{CMV}$ )	AD261A			375	V rms
Operating isolation voltage (VCMV)	AD261B			1250	V rms
Isolation Rating Test Voltage (V <sub>CMV TEST</sub> ) <sup>4</sup>	AD261A	1750		1230	V rms
Isolation Rating Test Voltage (V <sub>CMV TEST</sub> )		3500			
The start I was the OV	AD261B				V rms
Transient Immunity (V <sub>TRANSIENT</sub> )	TILL OF THE ANITA	10,000	•	1.5	V/µs
Isolation Mode Capacitance (C <sub>ISO</sub> )	Total Capacitance, All Lines		9	15	pF
Capacitive Leakage Current (I <sub>LEAD</sub> )	240 V rms @ 60 Hz			2	μA rms
POWER SUPPLY					
Supply Voltage (+5 V dc <sub>SYS</sub> and +5 V dc <sub>FLD</sub> )	Rated Performance	4.5		5.5	V dc
supply voltage (+o v desis and +o v design)	Operating	4.0		5.75	V dc
Power Dissipation Capacitance	Effective, per Input, Either Side	1.0	8	5.75	pF
1 Ower Dissipation Capacitance	Effective per Output, Either Side—No Load		o 28		pF
Ouisseent Supply Current	Each, +5 V dc <sub>SYS &amp; FLD</sub>		4 4		mA
Quiescent Supply Current	All Lines @ 10 MHz (Compact of Mala				
Supply Current	All Lines @ 10 MHz (Sum of +5 V dc <sub>SYS &amp; FLD</sub> )		18		mA
TEMPERATURE RANGE					
Rated Performance (T <sub>A</sub> ) <sup>5</sup>		-25		+85	°C
Storage (T <sub>STG</sub> )		-40		+85	°C

REV. 0 -2-

 $<sup>^1</sup>For$  best performance, bypass +5 V dc supplies to com., at or near the device (0.01  $\mu F)$ . +5 V dc supplies are also internally bypassed with 0.05  $\mu F$ .  $^2As$  the supply voltage is applied to either side of the AD261, the internal circuitry will go into a power-up reset mode (all lines disabled) for about 30  $\mu s$  after the point

where  $+5 \text{ V dc}_{\text{SYS \& FLD}}$  passes above 3.3 V. <sup>3</sup>"Operating" isolation voltage is derived from the Isolation Test Voltage in accordance with such methods as found in VDE-0883 wherein a device will be "hi-pot" tested at twice the operating voltage, plus one thousand volts. Partial discharge testing, with an acceptance threshold of 80 pC of discharge may be considered the same as a hi-pot test (but nondestructive).

<sup>&</sup>lt;sup>4</sup>Partial Discharge at 80 pC THLD.

 $<sup>^5</sup>$ Supply Current will increase slightly, but otherwise the unit will function within specification to  $-40^{\circ}$ C.

Specifications are subject to change without notice.

### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Conditions	Min	Typ	Max	Units
Supply Voltage (+5 V dc <sub>SYS &amp; FLD</sub> )		-0.5		+6.0	V
DC Input Voltage (V <sub>IN MAX</sub> )	Referred to +5 V dc <sub>SYS &amp; FLD</sub> and 5 V RTN <sub>SYS &amp; FLD</sub> Respectively	-0.5		+0.5	V
DC Output Voltage (V <sub>OUT MAX</sub> )	Referred to +5 V RTN <sub>SYS &amp; FLD</sub> and 5 V dc <sub>SYS &amp; FLD</sub> Respectively	-0.5		+0.5	V
Clamp Diode Input Current (I <sub>IK</sub> )	For $V_I < -0.5 \text{ V}$ or $V_I > 5 \text{ V}$ RTN <sub>SYS &amp; FLD</sub> $+0.5 \text{ V}$	-25		+25	mA
Clamp Diode Output Current (I <sub>OK</sub> )	For $V_O < -0.5 \text{ V}$ or $V_O > 5 \text{ V}$ RTN <sub>SYS &amp; FLD</sub> $+0.5 \text{ V}$	-25		+25	mA
Output DC Current, per Pin (I <sub>OUT</sub> )		-25		+25	mA
DC Current, V <sub>CC</sub> or GND (I <sub>CC</sub> or I <sub>GND</sub> )		-50		+50	mA
Storage Temperature (T <sub>STG</sub> )		-40		+85	$^{\circ}\mathrm{C}$
Lead Temperature (Soldering, 10 sec)				+300	$^{\circ}\mathrm{C}$
Electrostatic Protection (V <sub>ESD</sub> )	Per MIL-STD-883, Method 3015	4.5	5		kV

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

### I/O CONFIGURATIONS AVAILABLE


The AD261 is available in several configurations. The choice of model is determined by the desired number of input vs. output lines. All models have identical footprints with the power and enable pins always being in the same locations.

### PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1-5*	S0 Through S4	Digital Xmt or Rcv from F0 Through F4
6	ENABLESYS	System Output Enable/Three-State
7	+5 V dc <sub>SYS</sub>	System Power Supply (+5 V dc Input)
8	5 V RTN <sub>SYS</sub>	System Power Supply Common
9-14		Not Present On Unit
15	5 V RTN <sub>FLD</sub>	Field Power Supply Common
16	+5 V dc <sub>FLD</sub>	Field Power Supply (+5 V Input)
17	ENABLE <sub>FLD</sub>	Field Output Enable/Three-State
18-22*	F0 Through F4	Digital Xmt or Rcv from S0 Through S4

<sup>\*</sup>Function of pin determined by model. Refer to Table I.

### PIN CONFIGURATION



### **ORDERING GUIDE**

Model Number	Description	Isolation Ratings	Package Description	Package Option
AD261AND-0	0 Inputs, 5 Outputs	1.75 kV rms	Plastic DIP	ND-22A
AD261AND-1	1 Input, 4 Outputs	1.75 kV rms	Plastic DIP	ND-22A
AD261AND-2	2 Inputs, 3 Outputs	1.75 kV rms	Plastic DIP	ND-22A
AD261AND-3	3 Inputs, 2 Outputs	1.75 kV rms	Plastic DIP	ND-22A
AD261AND-4	4 Inputs, 1 Output	1.75 kV rms	Plastic DIP	ND-22A
AD261AND-5	5 Inputs, 0 Outputs	1.75 kV rms	Plastic DIP	ND-22A
AD261BND-0	0 Inputs, 5 Outputs	3.5 kV rms	Plastic DIP	ND-22A
AD261BND-1	1 Input, 4 Outputs	3.5 kV rms	Plastic DIP	ND-22A
AD261BND-2	2 Inputs, 3 Outputs	3.5 kV rms	Plastic DIP	ND-22A
AD261BND-3	3 Inputs, 2 Outputs	3.5 kV rms	Plastic DIP	ND-22A
AD261BND-4	4 Inputs, 1 Output	3.5 kV rms	Plastic DIP	ND-22A
AD261BND-5	5 Inputs, 0 Outputs	3.5 kV rms	Plastic DIP	ND-22A


### CAUTION.


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD261 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





REV. 0 \_3\_

### **AD261 CONFIGURATIONS**











-4- REV. 0

### **AD261 CONFIGURATIONS**





(Continued from page 1)

**Field and System Enable Functions**: Both the isolated and nonisolated sides of the AD261 have ENABLE pins that three-state all outputs. Upon reenabling these pins, all outputs are updated to reflect the current input logic level.

*CE Certifiable*: Simply by adding the external bypass capacitors at the supply pins, the AD261 can attain CE certification in most applications (to the EMC directive) and conformance to the low voltage (safety) directive is assured by the EN60950 certification.

**Table I. Model Number and Pinout Function** 

Pin	AD261-0	AD261-1	AD261-2	AD261-3	AD261-4	AD261-5
1	S0 (Xmt)	S0 (Xmt)	S0 (Xmt)	S0 (Xmt)	S0 (Xmt)	S0 (Rcv)
2	S1 (Xmt)	S1 (Xmt)	S1 (Xmt)	S1 (Xmt)	S1 (Rcv)	S1 (Rcv)
3	S2 (Xmt)	S2 (Xmt)	S2 (Xmt)	S2 (Rcv)	S2 (Rcv)	S2 (Rcv)
4	S3 (Xmt)	S3 (Xmt)	S3 (Rcv)	S3 (Rcv)	S3 (Rcv)	S3 (Rcv)
5	S4 (Xmt)	S4 (Rcv)	S4 (Rcv)	S4 (Rcv)	S4 (Rcv)	S4 (Rcv)
6	ENABLESYS	*	*	*	*	*
7	+5 V dc <sub>SYS</sub>	*	*	*	*	*
8	5 V RTN <sub>SYS</sub>	*	*	*	*	*
9-14			Not Present			
15	5 V RTN <sub>FLD</sub>	*	*	*		*
16	+5 V dc <sub>FLD</sub>	*	*	*	*	*
17	ENABLE <sub>FLD</sub>	*	*	*	*	*
18	F0 (Rcv)	F0 (Rcv)	F0 (Rcv)	F0 (Rcv)	F0 (Rcv)	F0 (Xmt)
19	F1 (Rcv)	F1 (Rcv)	F1 (Rcv)	F1 (Rcv)	F1 (Xmt)	F1 (Xmt)
20	F2 (Rcv)	F2 (Rcv)	F2 (Rcv)	F2 (Xmt)	F2 (Xmt)	F2 (Xmt)
21	F3 (Rcv)	F3 (Rcv)	F3 (Xmt)	F3 (Xmt)	F3 (Xmt)	F3 (Xmt)
22	F4 (Rcv)	F4 (Xmt)	F4 (Xmt)	F4 (Xmt)	F4 (Xmt)	F4 (Xmt)

<sup>\*</sup>Pin function is the same on all models, as shown in the AD261-0 column.

### **GENERAL ATTRIBUTES**

The AD261 provides five HCMOS compatible isolated logic lines with  $\geq 10~kV/\mu s$  common-mode transient immunity.

The case design and pin arrangement provides greater than 18 mm spacing between field and system side conductors, providing CSA/IS and IEC creepage spacing consistent with 750 V mains isolation.

The five unidirectional logic lines have six possible combinations of "ins" and "outs," or transmitter/receiver pairs; hence there are six AD261 part configurations (see Table I).

Each 20 MHz logic line has a Schmidt trigger input and a three-state output (on the other side of the isolation barrier) and 14 ns of propagation delay. A single enable pin on either side of the barrier causes all outputs on that side to go three-state and all inputs (driven pins) to ignore their inputs and retain their last known state.

Note: All unused logic inputs (1–5) should be tied either high or low, but not left floating.

Edge "fidelity," or the difference in propagation time for rising and falling edges, is typically less than  $\pm 1$  ns.

Power consumption, unlike opto-isolators, is a function of operating frequency. Each logic line barrier driver requires about 160  $\mu A$  per MHz and each receiver 40  $\mu A$  per MHz plus, of course, 4 mA total idle current (each side). The supply current diminishes slightly with increasing temperature (about  $-0.03\%/^{\circ}C)$ .

The total capacitance spanning the isolation barrier is less than  $10~\mathrm{pF}$ .

The minimum period of a pulse that can be accurately coupled across the barrier is about 25 ns. Therefore the maximum square-wave frequency of operation is 20 MHz.

REV. 0 \_5\_

## **AD261**

Logic information is sent across the barrier as "set-hi/set-lo" data that is derived from logic level transitions of the input. At power-up or after a fault condition, an output might not represent the state of the respective channel input to the isolator. An internal circuit operates in the background which interrogates all inputs about every 5  $\mu s$  and in the absence of logic transitions, sends appropriate "set-hi" or "set-lo" data across the barrier.

Recovery time from a fault condition or at power-up is thus between 5  $\mu s$  and 10  $\mu s.$ 




Figure 1. Simplified Block Diagram





Figure 2. Typical Timing and Delay Models

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 22-Pin Plastic DIP (ND-22A)



\*CREEPAGE PATH (SUBTRACT APPROXIMATELY 0.079 (2mm) FOR SOLDER PAD RADII ON PC BOARD. THIS SPACING SUPPORTS THE INTRINSICALLY SAFE RATING OF 750V.