### 26.5 GHz, Integer N/Fractional-N, PLL Synthesizer

## FEATURES

- 1 GHz to 26.5 GHz bandwidth
- Ultralow noise PLL
- Integer $\mathrm{N}=-235 \mathrm{dBc} / \mathrm{Hz}$, fractional- $\mathrm{N}=-231 \mathrm{dBc} / \mathrm{Hz}$
- High maximum PFD frequency
- Integer N = 250 MHz , fractional- $\mathrm{N}=125 \mathrm{MHz}$
- 25-bit fixed/49-bit variable fractional modulus mode
- Single-ended reference input
- 3.3 V power supply, 3.3 V charge pump
- Integrated 1.8 V logic capability
- Phase resync
- Programmable charge pump currents: $16 \times$ range
- Digital lock detect
- 3-wire serial interface with register readback option
- Hardware and software power-down mode
- Operating range from $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


## APPLICATIONS

- Test equipment and instrumentation
- Wireless infrastructure
- Microwave point to point and multipoint radios
- Very small aperture terminal (VSAT) radios
- Aerospace and defense


## GENERAL DESCRIPTION

The ADF41513 is an ultralow noise frequency synthesizer that can be used to implement local oscillators (LOs) as high as 26.5 GHz in the upconversion and downconversion sections of wireless receivers and transmitters.

The ADF41513 is designed on a high performance silicon germanium ( SiGe ), bipolar complementary metal-oxide semiconductor (BiCMOS) process, achieving a normalized phase noise floor of $-235 \mathrm{dBc} / \mathrm{Hz}$. The phase frequency detector (PFD) operates up to 250 MHz (integer N mode)/ 125 MHz (fractional-N mode) for improved phase noise and spur performance. The variable modulus, $\Sigma-\Delta$ modulator allows extremely fine resolution when using a 49-bit divide value. The ADF41513 can be used as an integer $N$ phase-locked loop (PLL), or it can be used as a fractional-N PLL with either a fixed modulus for subhertz frequency resolution or variable modulus for subhertz exact frequency resolution.

A complete PLL is implemented when the synthesizer is used with an external loop filter and voltage controlled oscillator (VCO). The 26.5 GHz bandwidth eliminates the need for a frequency doubler or divider stage, simplifying system architecture and reducing cost. The ADF41513 is packaged in a compact, 24-lead, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ LFCSP.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

Rev. A

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagram ..... 1
Specifications ..... 3
Timing Characteristics ..... 4
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configuration and Function Description ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 10
Reference Input ..... 10
RF Input Stage ..... 10
N Divider and R Counter. ..... 10
R Counter ..... 11
PFD and Charge Pump. ..... 11
MUXOUT ..... 11
Lock Detector ..... 11
Readback ..... 12
Input Shift Registers ..... 12
Program Modes ..... 12
Register Maps ..... 13
Register 0 (RO) Map ..... 16
Register 1 (R1) Map ..... 16
Register 2 (R2) Map ..... 17
Register 3 (R3) Map ..... 17
Register 4 (R4) Map ..... 18
Register 5 (R5) Map ..... 18
Register 6 (R6) Map ..... 19
Register 7 (R7) Map ..... 22
Register 8 (R8) Map ..... 23
Register 9 (R9) Map ..... 23
Register 10 (R10) Map ..... 24
Register 11 (R11) Map ..... 24
Register 12 (R12) Map ..... 25
Register 13 (R13) Map ..... 26
Applications information. ..... 27
Initialization Sequence ..... 27
RF Synthesizer: A Worked Example of 25- Bit Fixed Modulus Mode ..... 27
RF Synthesizer: A Worked Example of Variable Modulus Mode ..... 27
Modulus ..... 27
Reference Doubler and Reference Divider ..... 27
Spur Mechanisms. ..... 28
Phase Resync ..... 28
Outline Dimensions ..... 29
Ordering Guide ..... 29
Evaluation Boards ..... 29

## REVISION HISTORY

## 7/2022—Rev. 0 to Rev. A

Changes to Integer N Mode Section............................................................................................................. 11
Changes to Lock Detector Section. ..... 11
Changes to Figure 30 ..... 22
Change to SDM to N Divider Timing Adjustment (N Delay) Section ..... 22
Changes to Prescaler (PS) Bias Section ..... 22
Changes to Figure 33 ..... 24
1/2019—Revision 0: Initial Version

## SPECIFICATIONS

$A V_{D D x}=A V_{D D 1}=A V_{D D 2}=A V_{D D 3}=A V_{D D 4}=A V_{D D 5}=V_{P}=3.3 \mathrm{~V} \pm 5 \%, G N D=0 \mathrm{~V}, R_{S E T}=1.8 \mathrm{k} \Omega, d B m$ referred to $50 \Omega, T_{A}=T_{M I N}\left(-40^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\text {MAX }}\left(+105^{\circ} \mathrm{C}\right)$, unless otherwise noted.

Table 1.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& ax \& Unit \& Test Conditions/Comments \\
\hline \begin{tabular}{l}
RADIO FREQUENCY (RF) CHARACTERISTICS \\
8/9 Prescaler \\
RF Input Frequency ( \(\mathrm{f}_{\text {RFIN }}\) ) Range \\
RF Input Sensitivity 4/5 Prescaler \(f_{\text {RFIN }}\) Range RF Input Sensitivity Range
\end{tabular} \& 1
-7 \& -11 \& 26.5
24

16

+5 \& \begin{tabular}{l}
GHz <br>
GHz <br>
dBm <br>
GHz <br>
dBm

 \& 

Recommended input power of -5 dBm to +5 dBm , operation at this frequency range is limited to $70^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ <br>
Operation at this frequency range is $\mathrm{T}_{\text {MAx }}$ to $\mathrm{T}_{\text {MIN }}$ <br>
Refer to Figure 10 and Figure 11 for more information <br>
For lower frequencies, ensure slew rate $>320 \mathrm{~V} / \mathrm{\mu s}$ <br>
Measured single-ended to $R F_{{ }_{I N}} A$ via a 1 pF series capacitor, 1 <br>
pF capacitor to $G N D$ on $R F_{\mathbb{N}} B$
\end{tabular} <br>

\hline | INPUT REFERENCE FREQUENCY (REF ${ }_{\text {IN }}$ ) CHARACTERISTICS |
| :--- |
| REF ${ }_{\text {IN }}$ Input |
| Frequency |
| Voltage Range |
| Sensitivity Range |
| Capacitance |
| Current |
| Doubler Input Frequency | \& 10

0

-10 \& \& \begin{tabular}{l}
$$
\begin{aligned}
& 800 \\
& 1.8 \\
& +8
\end{aligned}
$$ <br>
10 <br>
$\pm 150$ <br>
225

 \& 

MHz <br>
V dBm <br>
pF <br>
$\mu \mathrm{A}$ <br>
MHz

 \& 

Biased at 1 V (ac coupling ensures 1 V bias), use square wave at low power and/or frequency to ensure slew rate is $>320 \mathrm{~V} / \mathrm{ss}$; for best inband phase noise performance, ensure slew rate $>500 \mathrm{~V} / \mu \mathrm{s}$ <br>
Maximum reference frequency when the doubler is enabled
\end{tabular} <br>

\hline | MAXIMUM PFD FREQUENCY |
| :--- |
| Integer N Mode |
| Fractional-N Mode | \& \& \& \[

$$
\begin{aligned}
& 250 \\
& 125
\end{aligned}
$$

\] \& \[

$$
\begin{array}{|c|}
\mathrm{MHz} \\
\mathrm{MHz}
\end{array}
$$
\] \& <br>

\hline N DIVIDER RANGE 16-Bit N Divider Range Integer N Mode Fractional-N Mode \& $$
\begin{array}{|l|}
20 \\
64 \\
23 \\
75
\end{array}
$$ \& \& \[

$$
\begin{aligned}
& 511 \\
& 1023 \\
& 511 \\
& 1023
\end{aligned}
$$
\] \& \& $4 / 5$ prescaler $8 / 9$ prescaler $4 / 5$ prescaler $8 / 9$ prescaler <br>

\hline | CHARGE PUMP (CP) |
| :--- |
| CP Current (ICP) Sink and Source |
| High Value |
| Low Value |
| Absolute Accuracy |
| $\mathrm{R}_{\text {SET }}$ Range |
| $I_{\text {CP }}$ Three-State Leakage |
| Sink and Source Current Matching |
| ICP Vs. VCP |
| $I_{\text {CP Vs. Temperature }}$ | \& 1.8 \& \[

$$
\begin{aligned}
& 7.2 \\
& 0.45 \\
& 5 \\
& 2.7
\end{aligned}
$$

\] \& 10 \& \[

$$
\begin{array}{|l}
\mathrm{mA} \\
\mathrm{~mA} \\
\% \\
\mathrm{k} \Omega \\
\mathrm{k} \\
\mathrm{nA} \\
\% \\
\% \\
\% \\
\%
\end{array}
$$

\] \& | Programmable |
| :--- |
| With $\mathrm{R}_{\mathrm{SET}}=1.8 \mathrm{k} \Omega$ |
| With $R_{\text {SET }}=1.8 \mathrm{k} \Omega$ |
| $5 \%$ accuracy $\begin{aligned} & \mathrm{V}_{\mathrm{CP}}=0.9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & 0.7 \mathrm{~V} \leq \mathrm{CP} \text { voltage }\left(\mathrm{V}_{\mathrm{CP}}\right) \leq \mathrm{V}_{\mathrm{P}}-0.7 \mathrm{~V} \\ & 0.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CP}} \leq \mathrm{V}_{\mathrm{P}}-0.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{P}} / 2 \end{aligned}$ | <br>

\hline LOGIC INPUTS Input Voltage High $\left(V_{\mathbb{H}}\right)$ $\operatorname{Low}\left(V_{L L}\right)$ \& 1.4 \& \& 0.6 \& $$
\begin{aligned}
& \text { v } \\
& \text { v }
\end{aligned}
$$ \& The serial port interface (SPI) block can accept both 1.8 V or 3.3 V logic inputs <br>

\hline
\end{tabular}

## SPECIFICATIONS

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current ( $l_{\mathrm{I}_{\mathrm{NH}},} \mathrm{I}_{\mathrm{NL}}$ ) <br> Input Capacitance $\left(\mathrm{C}_{\mathbb{N}}\right)$ |  |  | $\begin{aligned} & \pm 1 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{pF} \end{aligned}$ |  |
| LOGIC OUTPUTS <br> Output Voltage <br> High (VOH) <br> Low (VoL) <br> Output High Current, Output Low Current ( $\mathrm{IOH}_{\mathrm{OH}}, \mathrm{I}_{\mathrm{OL}}$ ) | $\begin{aligned} & 1.4 \\ & 2.6 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 500 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & \mu A \end{aligned}$ | $\begin{aligned} & \text { MUXOUT voltage }=1.8 \mathrm{~V} \text {, DLD voltage }=1.8 \mathrm{~V} \\ & \text { MUXOUT voltage }=3.3 \mathrm{~V}, \text { DLD voltage }=3.3 \mathrm{~V} \end{aligned}$ |
| POWER SUPPLIES ```AV DD1, AV DD2, AV DD3, AV  IDD1 IDD2 }\mp@subsup{}{}{1 IDD3 IDD4 IDD5 lp ITOTAL Power-Down Mode``` | 3.135 | 3.3 2 63.5 2.1 1.45 20 6 95.1 | 3.465 3.2 88 3.6 2 25 7 128.8 100 | V <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ | Current drawn by $\mathrm{AV}_{\mathrm{DD} 1}$ <br> Current drawn by $\mathrm{AV}_{\mathrm{DD} 2}$ <br> Current drawn by $\mathrm{AV}_{\mathrm{DD}}$ <br> Current drawn by $\mathrm{AV}_{\mathrm{DD}}$ <br> Current drawn by $\mathrm{AV}_{\text {DD5 }}$ <br> Current drawn by $\mathrm{V}_{\mathrm{P}}$ <br> Total current drawn by $\mathrm{AV}_{D \mathrm{Dx}}$ and $\mathrm{V}_{P}$ <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{CE}$ is low, total of all rails |
| NOISE CHARACTERISTICS <br> Normalized Phase Noise Floor ( $\mathrm{PN}_{\text {SYNTH }}$ ) <br> In Integer N Mode ${ }^{2}$ <br> In Fractional-N Mode ${ }^{3}$ <br> Normalized 17 Noise $\left(\mathrm{PN}_{1} f\right)^{3}$ |  | $\begin{aligned} & -235 \\ & -231 \\ & -128 \end{aligned}$ |  | $\mathrm{dBC} / \mathrm{Hz}$ dBC/Hz $\mathrm{dBC} / \mathrm{Hz}$ | PLL loop bandwidth (BW) $=1 \mathrm{MHz}$ (Integer N mode) PLL loop BW $=1 \mathrm{MHz}$ (fractional-N mode) 10 kHz offset, normalized to 1 GHz |
| SPURIOUS SIGNALS <br> Reference Spurious <br> PFD Spurious <br> In-Band Integer Boundary Spurious |  | $\begin{aligned} & -90 \\ & -87 \\ & -45 \\ & \hline \end{aligned}$ |  | dBc <br> dBc <br> dBc | At reference $=100 \mathrm{MHz}$, PLL loop BW $=40 \mathrm{kHz}$ At PFD $=50 \mathrm{MHz}$, PLL loop BW $=40 \mathrm{kHz}$ 10 kHz offset, PLL loop BW $=250 \mathrm{kHz}$ |

${ }^{1} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, A \mathrm{AV}_{D \mathrm{x}}=3.3 \mathrm{~V}$ (where $\mathrm{x}=1,2,3$, or 4 ), prescaler $(\mathrm{P})=8 / 9, \mathrm{f}_{\text {RFIN }}=26.5 \mathrm{GHz}$, $\mathrm{REF}_{\mathrm{IN}}=124 \mathrm{MHz}$, PFD frequency input ( $\left.\mathrm{f}_{\text {PFD }}\right)=124 \mathrm{MHz}$.
2 The synthesizer phase noise floor is estimated by measuring the inband phase noise at the output of the VCO and subtracting $20 \log \mathrm{~N}$ (where N is the N divider value) and $10 \log f_{\text {PFD }} . \mathrm{PN}_{\text {SYNTH }}$ is the total phase noise measured at the VCO output ( $\mathrm{PN}_{\text {TOT }}$ ) $-10 \log \mathrm{f}_{\text {PFD }}-20 \log \mathrm{~N}$.
${ }^{3}$ The PLL phase noise is composed of $1 /$ (flicker) noise plus the normalized PLL noise floor. The formula for calculating the $1 / f$ noise contribution at an RF frequency, $\mathrm{f}_{\mathrm{RF}}$, and at a frequency offset, $f$, is given by phase noise $(P N)=P_{1_{-}}+10 \log (10 \mathrm{kHz} / \mathrm{f})+20 \log \left(f_{\mathrm{RF}} / 1 \mathrm{GHz}\right)$. Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.

## TIMING CHARACTERISTICS

$A V_{D D x}=A V_{D D 1}=A V_{D D 2}=A V_{D D 3}=A V_{D D 4}=A V_{D D 5}=V_{P}=3.3 \mathrm{~V} \pm 5 \%, G N D=0 \mathrm{~V}, R_{S E T}=1.8 \mathrm{k} \Omega, d B m$ referred to $50 \Omega, T_{A}=T_{M I N}\left(-40^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\text {MAX }}\left(+105^{\circ} \mathrm{C}\right)$, unless otherwise noted.

Table 2. Read and Write Timing


## SPECIFICATIONS

Table 2. Read and Write Timing

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{8}$ | 20 | ns max | LE setup time to MUXOUT when MUXOUT is configured as SPI output |
| $\mathrm{t}_{9}$ | 20 | ns max | CLK setup time to MUXOUT when MUXOUT is configured as SPI output |

## Timing Diagram



Figure 2. Read and Write Timing

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{AV}_{\text {DDx }}$ to GND ${ }^{1}$ | -0.3 V to +3.6 V |
| $V_{p}$ to GND | -0.3 V to +3.6 V |
| $\mathrm{V}_{\mathrm{P}}$ to $\mathrm{AV}_{\text {DDx }}$ | -0.3 V to +0.3 V |
| Digital Input/Output Voltage to GND | -0.3 V to $\mathrm{AV}_{\text {Dxx }}+0.3 \mathrm{~V}$ |
| Analog Input/Output Voltage to GND | -0.3 V to $\mathrm{V}+{ }^{\text {c }}+0.3 \mathrm{~V}$ |
| $R F_{1 N} A, R F_{1 N} B$ to ${ }^{\text {GND }}$ | -0.3 V to +3.6 V |
| $R F_{1 N} A$ to $R F_{\mathbb{I N}^{\prime}} B^{1}$ | $\pm 1.4 \mathrm{~V}$ |
| REF ${ }_{\text {IN }}$ to GND | -0.3 V to +2.1 V |
| Operating Temperature Range Industrial | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature Operational | $125^{\circ} \mathrm{C}$ |
| Reflow Soldering <br> Peak Temperature <br> Time at Peak Temperature | $\begin{aligned} & 260^{\circ} \mathrm{C} \\ & 40 \mathrm{sec} \end{aligned}$ |
| Electrostatic Discharge (ESD) Charged Device Model Human Body Model | $\begin{aligned} & 1250 \mathrm{~V} \\ & 1500 \mathrm{~V} \end{aligned}$ |
| Transistor Count CMOS Bipolar | $\begin{aligned} & 215,726 \\ & 1625 \end{aligned}$ |

${ }^{1}$ Approximately 13 dBm into a $50 \Omega$ input.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
This device is a high performance RF IC with an electrostatic discharge (ESD) rating of $<2 \mathrm{kV}$, and the device is ESD sensitive. Take proper precautions for handling and assembly.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. $\theta_{\mathrm{Jc}}$ is the junction to case thermal resistance.

Table 4. Thermal Resistance

| Package Type | $\theta_{\mathrm{JA}}$ | $\theta_{\mathrm{JC}}$ | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{CP}-24-8^{1}$ | 48 | 38 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1 The thermal resistance values are defined per the JESD51 standard.
ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTION



Figure 3. Pin Configuration

## Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground Pin. |
| 2,3 | $\mathrm{AV}_{\mathrm{DD1}}$ | PFD and Up and Down Digital Driver Power Supply. Pin 2 and Pin 3 can be tied together. With Pin 2 and Pin 3 tied together, place three parallel capacitors as close as possible to the $\mathrm{AV}_{\mathrm{DD} 1}$ pins: $10 \mu \mathrm{~F}, 100 \mathrm{nF}$, and 100 pF . |
| 4 | $R F_{1 N} B$ | Complementary Input to the RF Prescaler. In single-ended mode, decouple this pin to the ground plane with a small bypass capacitor, typically 100 pF . |
| 5 | $R F_{1 N} A$ | Input to the RF Prescaler. AC-couple this signal to the external VCO. |
| 6 | $\mathrm{AV}_{\text {DD2 }}$ | RF Buffer and Prescaler Power Supply. Place three parallel capacitors as close as possible to the $\mathrm{AV}_{\mathrm{DD2}}$ pin: $10 \mu \mathrm{~F}, 100 \mathrm{nF}$, and 100 pF . |
| 7 | $\mathrm{AV}_{\mathrm{DD} 3}$ | $N$ Divider Power Supply. Place three parallel capacitors as close as possible to the $\mathrm{AV}_{\mathrm{DD3}}$ pin: $10 \mu \mathrm{~F}, 100 \mathrm{nF}$, and 100 pF . |
| 8 | $\mathrm{AV}_{\mathrm{DD4}}$ | R Divider and Lock Detector Power Supply. Place three parallel capacitors as close as possible to the $A V_{D D 4}$ pin: $10 \mu F, 1 \mu F$, and 100 nF . Pin 8 powers the internal low dropout (LDO) regulator for the reference divider. |
| 9 | $\mathrm{AV}_{\text {DD5 }}$ | $\Sigma-\Delta$ Modulator and SPI Power Supply. Place three parallel capacitors as close as possible to the $A V_{D D 5}$ pin: $10 \mu \mathrm{~F}, 1 \mu \mathrm{~F}$, and 100 nF . This pin powers the internal LDO regulator for the $\Sigma-\Delta$ modulator. |
| 10 | $\mathrm{REF}_{\text {IN }}$ | Reference Input. The reference can accept either a single-ended CMOS (dc-coupled) or single-ended sine wave (ac-coupled). The single-ended input has a nominal threshold of 1 V and a dc equivalent input resistance of $20 \mathrm{k} \Omega$. |
| 11 | DLD | Digital Lock Detect Pin. A logic high on this pin indicates PLL lock. |
| 12 | TX ${ }_{\text {data }}$ | Transmit Data Pin. Pin 12 is not used. Connect Pin 12 to GND. |
| 13 | CE | Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state mode. Registers do not hold their values when CE is low. This pin only supports 3.3 V logic inputs. |
| 14 | CLK | Serial Clock Input. CLK clocks in the serial data to the registers. The data is latched into the 32 -bit shift register on the CLK rising edge. This input is a high impedance CMOS input. |
| 15 | DATA | Serial Data Input. The serial data is loaded most significant bit (MSB) first with the two least significant bits (LSBs) as the control bits. This input is a high impedance CMOS input. |
| 16 | LE | Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches. Select the latch using the control bits. |
| 17 | MUXOUT | Multiplexer Output. This multiplexer output allows the lock detect, the scaled RF, the scaled reference frequency, logic high, logic low, or register readback data to be accessed externally. |
| 18 | $\mathrm{C}_{\text {REG1 }}$ | Internal 1.8V Regulator Output Pin. Place three parallel capacitors as close to the $\mathrm{C}_{\text {REG1 }}$ pin as possible: $4.7 \mu \mathrm{~F}, 100 \mathrm{nF}$, and 1 nF . |
| 19 | $\mathrm{C}_{\text {REG2 }}$ | Internal 1.8 V Regulator Output Pin. Place three parallel capacitors as close to the $\mathrm{C}_{\text {REG2 }}$ pin as possible: $4.7 \mu \mathrm{~F}, 100 \mathrm{nF}$, and 1 nF . |
| 20 | DC1 | DC Bias Pin 1. Place a $1 \mu \mathrm{~F}$ capacitor in parallel with a 1 nF capacitor to ground, as close as possible to the DC 1 pin. |
| 21 | DC2 | DC Bias Pin 2. Place a $1 \mu \mathrm{~F}$ capacitor in parallel with a 1 nF capacitor to ground, as close as possible to the DC 2 pin. |
| 22 | $V_{P}$ | Charge Pump Power Supply. |
| 23 | $\mathrm{R}_{\text {SET }}$ | Maximum Charge Pump Current Setting Resistor. Connecting a resistor between the REET $^{\text {pin }}$ and GND sets the maximum charge pump output current. The nominal voltage potential at the $R_{\text {SET }}$ pin is 0.66 V . The relationship between $I_{\text {CP }}$ and $R_{\text {SET }}$ is $I_{\text {CP_MAX }}=12.96 / R_{\text {SET }}$. For example, with $\mathrm{R}_{\text {SET }}=2.7 \mathrm{k} \Omega, I_{\text {CP MAX }}=4.8 \mathrm{~mA}$. The relationship between bleed current ( IBLEED ) and $\mathrm{R}_{\text {SET }}$ is $\mathrm{I}_{\text {BLEED_M }}=0.0103 / \mathrm{R}_{\text {SET }}$. For example, with $\mathrm{R}_{\text {SET }}=2.7 \mathrm{k} \Omega$, IBLEED_MIN $=3.81 \mu \mathrm{~A}$. |
| 24 | CP EPAD | Charge Pump Output. When enabled, this pin provides $\pm \mathrm{I}_{\mathrm{CP}}$ to the external loop filter, which in turn drives the external VCO. Exposed Pad. The exposed pad must be connected to GND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Phase Noise vs. Offset Frequency at $10 \mathrm{GHz}, 15 \mathrm{GHz}$, and 20 GHz with the HMC733, $I_{C P}=3.5 \mathrm{~mA}$, Integer $N$ Mode


Figure 5. 20 GHz Phase Noise vs. Offset Frequency with the $H M C 733, I_{C P}=$ 3.5 mA , Fractional-N Mode


Figure 6. Current vs. CP Voltage, Charge Pump Compliance, $R_{S E T}=1.8 \mathrm{k} \Omega$


Figure 7. 8 GHz Phase Noise vs. Offset Frequency with the $H M C 509, I_{C P}=3.5$ mA, Fractional-N Mode


Figure 8. Phase Noise vs. Offset Frequency for Various Bleeds


Figure 9. 15 GHz Phase Noise vs. Offset Frequency at Various $R E F_{I N}$ Powers, Fractional-N Mode, PFD $=100 \mathrm{MHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. Sensitivity vs. Frequency for Multiple Soldered Devices


Figure 11. Sensitivity vs. Frequency at Various Temperatures for Device A


Figure 12. Spur Level vs. Target Frequency with the HMC584 VCO, REF ${ }_{I N}=$ 100 MHz, PFD $=100 \mathrm{MHz}$, PLL Loop BW $=80 \mathrm{kHz}$


Figure 13. Spur Level vs. Target Frequency with Z-Communications V940ME03 VCO, $R E F_{I N}=100 \mathrm{MHz}$, PFD $=100 \mathrm{MHz}$, PLL Loop $B W=80$ kHz

## THEORY OF OPERATION

## REFERENCE INPUT

The reference input stage is shown in Figure 14. The reference input accepts an ac-coupled, single-ended signal. During powerdown, this circuit remains active and draws the same current from $\mathrm{AV}_{\mathrm{DD4}}$ as during normal operation. With no reference connected, $\mathrm{AV}_{\text {DD4 }}$ drops to approximately $600 \mu \mathrm{~A}$.


Figure 14. Reference Input Stage

## RF INPUT STAGE

The RF input stage is shown in Figure 15. A two-stage limiting amplifier follows the RF input stage to generate the current mode logic (CML) clock levels needed for the prescaler. The $R F_{\mid N} A$ and $R F_{1 N} B$ inputs require dc blocking capacitors to isolate the 1.65 V bias level from the input signal.


Figure 15. RF Input Stage

## N DIVIDER AND R COUNTER

The $N$ divider is used to divide the RF input signal down to the PFD frequency (fpFD).
$f_{P F D}=R E F_{I N} \times((1+D) /(R \times(1+T)))$
where:
$R E F_{\text {IN }}$ is the reference input frequency.
$D$ is the $R E F_{\mathbb{I N}}$ doubler bit value ( 0 or 1 ).
$R$ is the preset divide ratio of the binary 5 -bit programmable reference counter ( 1 to 32).
$T$ is the $\mathrm{REF}_{\text {IN }}$ divide by 2 bit value ( 0 or 1 ).
The $N$ divider value is generated by a $\Sigma-\Delta$ modulator. The ADF41513 contains two selectable $\Sigma$ - $\Delta$ modulators. One modulator has a 25 -bit fixed modulus (see Figure 16) and one has a variable
modulus up to 49 bits (see Figure 17). Register 0, Bit 28 selects the modulator.


Figure 16. Fixed Modulus $N$ Divider


Figure 17. Variable Modulus $N$ Divider

## 25-Bit Fixed Modulus (Register 0, Bit $28=0$ )

For the 25 -bit fixed modulus, the RF VCO frequency ( $\mathrm{RF}_{\text {out }}$ ) equation is
$R F_{\text {OUT }}=f_{\text {PFD }} \times\left(I N T+\left(F R A C / 2^{25}\right)\right)$
where:
$R F_{\text {out }}$ is the RF VCO frequency.
INT is a 16 -bit value set by Bits[19:4] in Register 0. In Integer N mode, INT is 20 to 511 for a $4 / 5$ prescaler and 64 to 1023 for a $8 / 9$ prescaler, and in fractional-N mode, INT is 23 to 511 for a $4 / 5$ prescaler and 75 to 1023 for a $8 / 9$ prescaler.
FRAC is a 25 -bit value set by Bits[28:4], FRAC1, in Register 1.
The minimum RF output resolution is set by $f_{P F D} / 2^{25}$. For example, if $f_{\text {PFD }}=100 \mathrm{MHz}$, the minimum resolution is 2.98 Hz .
By default, due to the architecture of the $\Sigma-\Delta$ modulator, there is a fixed ( $\left(\mathrm{f}_{\text {PFD }} / 2^{26}\right.$ ) offset added or subtracted from the programmed output frequency. To remove this offset, set LSB_PI (Register 5, Bit 24).

## Variable Modulus (R0, DB28 = 1)

For the variable modulus, the RF VCO frequency ( $\mathrm{RF}_{\text {OUT }}$ ) equation is

## THEORY OF OPERATION

$R F_{\text {OUT }}=f_{\text {PFD }} \times\left(I N T+(F R A C 1+(F R A C 2 / M O D 2)) / 2^{25}\right)$
where:
$R F_{\text {OUT }}$ is the output frequency of external VCO.
INT is a 16 -bit value set by Bits[19:4] in Register 0 . In Integer $N$ mode, INT is 20 to 511 for a $4 / 5$ prescaler and 64 to 1023 for a $8 / 9$ prescaler, and in fractional-N mode, INT is 23 to 511 for a $4 / 5$ prescaler and 75 to 1023 for a $8 / 9$ prescaler.
FRAC1 is a 25 -bit value set by Bits[28:4] in Register 1 .
FRAC2 is a 24 -bit value set by Bits[27:4] in Register 3.
MOD2 is a 24-bit value set by Bits[27:4] in Register 4.
The minimum RF output resolution is set by $f_{\text {PFD }} / 249$. Therefore, for $f_{\text {PFD }}=100 \mathrm{MHz}$, the minimum resolution is $0.1776 \mu \mathrm{~Hz}$. To achieve this resolution, MOD2 must be set to its maximum of $\left(2^{24}-1\right)$, which is $16,777,215$.

## Integer N Mode

When FRAC1 and FRAC2 are both equal to 0, the ADF41513 can operate in purely integer N mode, which improves the phase noise performance of the PLL and sets the frequency resolution to $f_{\text {PFD }}$. This feature is not automatic and must be manually set for Integer $N$ channels. Bleed must also be disabled when using the ADF41513 in Integer N operation. See the Register 6 (R6) Map section for more information on programming the ADF41513 for Integer $N$ operation.

## R COUNTER

The 5 -bit R counter allows $\mathrm{REF}_{\text {IN }}$ to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 32 are allowed.

## PFD AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between these inputs. Figure 18 shows a PFD simplified schematic. The PFD includes a fixed delay element that sets the width of the antibacklash pulse, which is typically 1 ns. This pulse ensures that there is no dead zone in the PFD transfer function and produces a consistent reference spur level.


Figure 18. PFD Simplified Schematic

## MUXOUT

The output multiplexer on the ADF41513 allows the user to access various internal nodes on the chip. The M4, M3, M2, and M1 bits in Register 12 (see the Register 12 (R12) Map section) controls the state of MUXOUT. Figure 19 shows the MUXOUT section in block diagram form. Many of these access points are useful for debugging. For example, select the $N$ divider output to check if the N divider is functioning correctly. Most of the access points are self explanatory. Set the $\mathrm{CLK}_{1}$ divider output signal to access the internal $\mathrm{CLK}_{1}$ divider signal used for phase resync. During power-down (CE = logic low), MUXOUT is set to GND.


Figure 19. MUXOUT Schematic

## LOCK DETECTOR

The lock detector compares the PFD output pulse width against a lock detector window. Measurements are performed every PFD comparison cycle when LD_CLK_SEL $=1$ or every $32^{\text {nd }}$ cycle when LD_CLK_SEL $=0$. If the pulse width falls within the lock window, a counter is incremented. If the counter reaches the count set by LD_COUNT without an up or down pulse width exceeding the lock detect window and without a cycle slip occurring, lock is then declared by the lock detector.

When the lock detector has declared lock, the main mechanism to declare a loss of lock is for a cycle slip to occur. This cycle slip is usually caused by a frequency error at the phase detector input, causing the phase error to grow until the error exceeds $360^{\circ}$. The phase error then wraps around to $0^{\circ}$. This phase wrap around is a cycle slip.
A high level on MUXOUT indicates that the PLL is in lock.
The lock detector window size, LD_COUNT, and LD_CLK_SEL all affect the sensitivity of the lock detector. Larger windows, smaller LD_COUNT values, and LD_CLK_SEL $=0$ shorten the overall lock detect time and increase sensitivity. Smaller windows, larger LD_COUNT values, and LD_CLK_SEL = 1 increase the overall lock detect time and reduce sensitivity. Excessive lock detector sensitivity can cause multiple transitions between a locked state and out of lock state during frequency changes. Insufficient lock detector sensitivity can cause the detector to indicate an out of lock state when, in fact, the PLL is locked.

## THEORY OF OPERATION

The window size can be adjusted between 0.9 ns and 11.5 ns with LDP, Bits[9:8] in Register 6 and LD bias, Bits[31:30] in Register 9. The ideal window size is halfway between the maximum window, set by the phase comparison period, $t_{\text {PFD }}$ ( 10 ns for 100 MHz reference and $R=1$ ), and the minimum is set by

$$
\begin{equation*}
\left(l_{B L E E D} / I_{C P}\right) \times t_{P F D} \tag{4}
\end{equation*}
$$

LD_COUNT can range from 2 counts to 8192 counts. The fastest lock indication requires two measurement cycles ( 20 ns with 100 MHz reference, $\mathrm{R}=1$, and LD_CLK_SEL = 1). In practice, the lock indication takes much longer because of the loop filter on the phase comparator. When LD_CLK_SEL = 0, a minimum 64 measurements are required ( 640 ns ).

## READBACK

Register data can be read by setting MUXOUT to serial data output. In this mode, the MUXOUT line concurrently transfers 32 bits of the previous written register value while clocking in 32 bits of write data.

Table 6. C4, C3, C2, and C1 Truth Table

| Control Bits |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| C4 | C3 | C2 | C1 | Register |
| 0 | 0 | 0 | 0 | R0 |
| 0 | 0 | 0 | 1 | R1 |
| 0 | 0 | 1 | 0 | R2 |
| 0 | 0 | 1 | 1 | R3 |
| 0 | 1 | 0 | 0 | R4 |
| 0 | 1 | 0 | 1 | R5 |
| 0 | 1 | 1 | 0 | R6 |
| 0 | 1 | 1 | 1 | R7 |
| 1 | 0 | 0 | 0 | R8 |
| 1 | 0 | 0 | 1 | R9 |
| 1 | 0 | 1 | 0 | R10 |
| 1 | 0 | 1 | 1 | R11 |
| 1 | 1 | 0 | 0 | R12 |
| 1 | 1 | 0 | 1 | R13 |

To read back a specific register, chip revision code, or bit pattern, write 1000b to Bits[31:28], Register 12. Bits[19:14] in Register 12 set the data that is output from the MUXOUT pin when in readback mode.

To prevent spurious writes, the DATA pin must be held at logic low while a readback is taking place.

## INPUT SHIFT REGISTERS

The ADF41513 contains a programmable digital block. Data is clocked into the 32-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to the chosen register on the rising edge of LE. The destination latch is determined by the state of the four control bits (C4, C3, C2, and C1) in the shift register. The following are the four LSBs: DB3, DB2, DB1, and DB0. The truth table for these bits is shown in Table 6. Figure 20 through Figure 22 show a summary of how the registers are programmed.

## PROGRAM MODES

Table 6 and Figure 23 through Figure 36 show how to set up the program modes in the ADF41513.

Several settings in the ADF41513 are double buffered. These settings include MOD2, FRAC1, FRAC2, R counter value, reference doubler, CP current setting, RDIV2, phase word, prescaler, and CLK ${ }_{1}$ divider. Two events must occur before the device uses a new value for any of the double buffered settings. First, the new value is latched into the device by writing to the appropriate register. Second, a new write must be performed on Register 0. For example, updating the FRAC1 value requires a write to Register 1 and a write to Register 0 . Write to Register 1 first, followed by the write to Register 0 . The frequency change begins after the write to Register 0 . Double buffering ensures that the bits written to Register 1 do not take effect until after the write to Register 0 .

## REGISTER MAPS



FRAC1 REGISTER (R1)

|  |  |  | 25-BIT FRAC1 VALUE (FRAC1) DBB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { CONTROL } \\ & \text { BITS } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| D1 | 0 | 0 | F25 | F24 | F23 | F22 | F21 | F20 | F19 | F18 | F17 | F16 | F15 | F14 | F13 | F12 | F11 | F10 | F9 | F8 | F7 | F6 | F5 | F4 | F3 | F2 | F1 | C4(0) | C3(0) | C2(0) | C1(1) |



FRAC2 REGISTER (R3)

| RESERVED |  |  |  | 24-BIT FRAC2 VALUE (FRAC2) DBB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CONTROL BITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | B10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | F24 | F23 | F22 | F21 | F20 | F19 | F18 | F17 | F16 | F15 | F14 | F13 | F12 | F11 | F10 | F9 | F8 | F7 | F6 | F5 | F4 | F3 | F2 | F1 | c4(0) | c3(0) | c2(1) | $1(1)$ |


| MOD2 REGISTER (R4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved |  |  |  | 24-BIT MOD2 VALUE (MOD2) DBB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CONTROL BITS |  |  |  |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | $9 \mathrm{DB18}$ | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | M24 | M23 | M22 | M21 | M20 | M19 | M18 | M17 | M16 | M15 | M14 | M13 | M12 | M11 | M10 | м9 | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | c4(0) | C3(1) | c2(0) | $11(0)$ |

notes

1. DBB MEANS DOUBLE-BUFFERED BITS

Figure 20. Register Summary for Register 0 (RO) to Register 4 (R4)

## REGISTER MAPS



FUNCTION REGISTER（R6）

| bleed current |  |  |  |  |  |  |  |  |  | 를 <br> 胥 <br> w <br> w |  | 無 |  |  |  | Reserved |  |  |  |  |  | 告 |  |  | 2 0 0 0 $\sum_{2}$ 0 0 |  |  | CONTROL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | B19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| BC8 | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BP1 | BE1 | 0 | וM1 | A1 | LOL1 | sD1 | cP1 | 1 | 0 | 0 | 0 | 0 | 0 | LDP2 | LDP1 | PP1 | PD | c31 | CR1 | C4（0） | c3（1） | C2（1） | C1（0） |

CLOCK 2 REGISTER（R7）

|  |  | $\begin{aligned} & \text { 气 } \\ & \text { O } \\ & \mathbf{a}^{\prime} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|c\|c\|} \hline \text { DIVIDER } \\ \text { MODE } \end{array}$ |  | 12－BIT CLK $_{2}$ DIVIDER VALUE |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\substack{\text { BITS }}}{\text { CONTROL }}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | 325 | B24 | DB23 | DB22 | B21 | DB20 | DB1 | DB18 |  | －816 | DB15 | DB14 | DB13 | B12 | DB1 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | CN3 | CN2 | cN1 | LD1 | 0 | 0 | ND2 | ND1 | PB2 | PB1 | c2 | c1 | D1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | CS2 | cs1 | C4（0） | с3（1） | C2（1） | C1（1） |

RESERVED REGISTER（R8）

| RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CONTROL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DB30 | DB29 | DB28 | DB27 |  | DB25 | DB24 | B23 |  | DB21 |  | DB1 |  |  | 17 |  | DB1 | DB |  |  |  |  | 11 | B10 | DB9 | dB |  |  | DB6 | DB5 | 34 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | － | 0 | 0 |  |  | 0 | 0 | 0 |  |  | 0 | 0 | 0 | c4（1） | c3（0） | c2（0） | C1（0） |

RESERVED REGISTER（R9）

|  | $\stackrel{\text { \％}}{\text { ¢ }}$ | RESERVED ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | 316 | DB15 | DB14 | DB13 | DB12 | DB1 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DBo |
| LB2 | LB1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C4（1） | C3（0） | c2（0） | C1（1） |

notes
1．DBB MEANS DOUBLE－BUFFERED BITS．
Figure 21．Register Summary for Register 5 （R5）to Register 9 （R9）

## REGISTER MAPS

RESERVED REGISTER (R10)

| RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { BITS } \\ \text { CONTROL } \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | D86 | D85 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | c4(1) | c3(0) | C2(1) | C10) |

RESERVED REGISTER (R11)


MUXOUT REGISTER (R12)

| muxout |  |  |  |  | Reserved |  |  |  |  |  | $\begin{array}{\|c\|} \hline \begin{array}{c} \stackrel{\rightharpoonup}{4} \\ \underset{\sim}{u} \\ 山 \end{array} \\ \hline \mathrm{DB20} \end{array}$ | readback SELECT |  |  |  |  |  | RESERVED |  |  |  |  |  |  |  |  |  | $\underset{\substack{\text { CITS }}}{\text { CONTROL }}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 |  |  |  | DB19 | B18 | DB17 | DB16 | DB15 | DB14 | B13 | DB12 | DB11 | DB10 | d89 | DB8 | DB7 | D86 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| M4 | м3 | M2 | M1 | LL | 0 | 0 | 0 | 0 | MR1 | 0 | L1 | R6 | R5 | R4 | R3 | R2 | R1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | c4(1) | c3(1) | C2(0) | C1(0) |

RESERVED REGISTER (R13)

| RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\text { BITS }}{\substack{\text { CONTROL }}}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB 12 | DB11 | DB 10 | deg | D88 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | c4(1) | C3(1) | C2(0) | C1(1) |

Figure 22. Register Summary for Register 10 (R10) to Register 13 (R13)

## REGISTER MAPS

## REGISTER 0 (R0) MAP

Frequency changes occur only on a write to Register 0.

## Variable Modulus

Register 0, Bit $28=0$ enables the 25 -bit fixed modulus. Register 0 , Bit $28=1$ enables the variable modulus. See the $N$ Divider and R Counter section for more information.

## INT Value

Register 0, Bits[19:4] set the INT value. See the $N$ Divider and $R$ Counter section for more information.

## REGISTER 1 (R1) MAP

## DITHER2

Set Register 1, Bit $31=1$ to enable the $\Sigma$ - $\Delta$ modulator dither. Enabling DITHER2 can reduce fractional spurs.

## FRAC1

Register 1, Bits[28:4] set the FRAC1 value. See the N Divider and $R$ Counter section for more information. When using a fixed modulus, Bits[28:4] are the FRAC value.

INT REGISTER (RO)

| RESERVED |  |  |  | RESERVED |  |  |  |  |  |  |  | 16-BIT INTEGER VALUE (INT) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CONTROL BITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | V1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | N16 | N15 | N14 | N13 | N12 | N11 | N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | C4(0) | C3(0) | C2(0) | C1(0) |
|  |  |  | $\ddagger$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | V1 | $\mathrm{VA}$ | IABL | MODUL | ULUS |  |  |  |  |  |  |  |  |  |  |  |  |  | $\dagger$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 0 | 25-B | BIT FIX | XED MO | ODULU |  |  | N16 | N1 | 15 | N14 | N13 | N12 | N11 | N10 | ... | N5 | N4 |  | 3 | N2 | N1 |  | NTEGE | W wo | RD |  |  |  |  |
|  |  | 1 | VAR | IABLE | MOD | ulus |  |  | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | ... | 0 | 0 |  | 0 | 0 | 0 |  | NOT AL | Low |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | ... | 0 | 0 |  | 0 | 0 | 1 |  | Not AL | Low |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ... | 0 | 0 |  | 0 | 1 | 0 |  | NOT AL | Low |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | . |  |  | . | . | . |  | - | ... | . | - |  | . | . |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ... | 1 | 0 |  | 0 | 1 | 1 |  | NOT AL | Low |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ... | 1 | 0 |  | 1 | 0 | 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\ldots$ | 1 | 0 |  | 1 | 0 | 1 |  | 1 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | . |  |  |  | . | . | . | - | $\cdots$ | . | - |  | . | . |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | ... | 1 | 1 |  | 1 | 1 | 0 |  | 022 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\cdots$ | 1 | 1 |  | 1 | 1 | 1 |  | 023 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | ... | 0 | 0 |  | 0 | 0 | 0 |  | NOT AL | Low |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | . |  |  | . | . | . | - |  |  |  | . |  | - | . | - |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 1 |  |  | 1 | 1 | 1 | 1 | 1 | ... | 1 | 1 |  |  | 1 | 1 |  | NOT AL |  | D |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Eger | N M | de |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RESC | ALER | 4/5: | $0 \leq 1 N T$ | $\leq 51$ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RESC | ALER | 8/9: 6 | $4 \leq 1 N T$ | $\leq 102$ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ACTIO | NAL-N | N MOD |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RESC | ALER | 4/5: | $3 \leq 1 \mathrm{NT}$ | $\leq 51$ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RESC | ALER | 8/9: 7 | $5 \leq 1 N T$ | $\leq 102$ |  |  |  |  |  |

Figure 23. Register 0 (RO) Map


Figure 24. Register 1 (R1) Map

## REGISTER MAPS

## REGISTER 2 (R2) MAP

## Phase Adjust

Set Register 2, Bit 31 to 1 to enable phase adjust. Phase adjust increases the phase of the output relative to the current phase. The phase change occurs after a write to Register 0.
Phase Shift $=\left(\right.$ Phase Value $\left.\times 360^{\circ}\right) / 2^{12}$

If phase adjust is not used, set the phase value to 0 .

## REGISTER 3 (R3) MAP

## FRAC2

Register 3, Bits[27:4] set the FRAC2 value. See the N Divider and $R$ Counter section for more information. When using a fixed modulus, FRAC2 is ignored.

## Phase Value

Register 2, Bits[15:4] set the phase value for phase adjust. For example, setting the phase value $=512$ increases the output phase by $45^{\circ}$.

PHASE REGISTER (R2)


Figure 25. Register 2 (R2) Map


Figure 26. Register 3 (R3) Map

## REGISTER MAPS

## REGISTER 4 (R4) MAP

## MOD2

Register 4, Bits[27:4] set the MOD2 value. See the N Divider and $R$ Counter section for more information. When using a fixed modulus, MOD2 is ignored.

## REGISTER 5 (R5) MAP

## DLD Modes

Register 5, Bits[31:30] set the digital lock detect (DLD) pin state. For normal digital lock detect, set Register 5, Bits[31:30] = 0b01. Other options tristate the pin and force a high or low logic level, as shown in Figure 28.

## CP Current Setting

Register 5 , Bits[28:25] set the charge pump current. Set these bits to the charge pump current that the loop filter is designed for based on the application of the user. The recommended practice is to design the loop filter for a charge pump current of 2.4 mA or 2.7 mA and then use the programmable charge pump current to fine tune the loop filter frequency response.

## LSB_P1

Register 5 , Bit $24=0$ enables a $26^{\text {th }}$ bit in the fixed modulus MOD value. Enabling the $26^{\text {th }}$ bit reduces fractional spurs but the reduction also adds a fixed $\mathrm{f}_{\text {PFD }} / 22^{26}$ frequency offset to the output frequency. To disable this frequency offset, set Register 5, Bit $24=$ 1.

## Prescaler

The dual modulus prescaler ( $4 / 5$ and $8 / 9$ ) is set by Register 5 , Bit 23. The prescaler, at the input to the $N$ divider, divides down
the $f_{\text {RFIN }}$ signal so that the $N$ divider can operate correctly. The prescaler is based on a synchronous $4 / 5$ core. The prescaler setting affects the RF frequency and the minimum and maximum INT value as follows:

For Integer N mode,

- Prescaler 4/5: $20 \leq \operatorname{INT} \leq 511, \mathrm{f}_{\text {RFIN_MAX }}=16 \mathrm{GHz}$
- Prescaler $8 / 9: 64 \leq \operatorname{INT} \leq 1023$, frFin_max $=26.5 \mathrm{GHz}$

For fractional-N mode,

- Prescaler 4/5: $23 \leq$ INT $\leq 511, f_{\text {RFIN_max }}=16 \mathrm{GHz}$
- Prescaler $8 / 9: 75 \leq \operatorname{INT} \leq 1023$, frFIN_maX $=26.5 \mathrm{GHz}$


## RDIV2

Register 5 , Bit 22 controls the reference divide by 2 block. See the $N$ Divider and $R$ Counter section for more information. This feature can provide a $50 \%$ duty cycle signal to the PFD.

## Reference Doubler

Register 5, Bit 21 controls the reference doubler block. See the N Divider and $R$ Counter section for more information.

## R Counter

Register 5, Bits[20:16] control the R counter value. See the N Divider and R Counter section for more information.

## CLK ${ }_{1}$ Divider

Register 5, Bits[15:4] control the CLK ${ }_{1}$ divider value. See the Phase Resync section for more information.


Figure 27. Register 4 (R4) Map

## REGISTER MAPS



Figure 28. Register 5 (R5) Map

## REGISTER 6 (R6) MAP

## Bleed Current

Register 6, Bits[31:24] set the bleed current. If the PD polarity is set to positive, the optimum bleed current is set by

$$
\begin{equation*}
\text { Bleed Value }=\text { floor }\left(90 \times\left(f_{\text {PFD }} / 100 \mathrm{MHz}\right) \times\left(I_{\text {CP_CODE }}+1\right) / 16\right) \tag{6}
\end{equation*}
$$

where:
Bleed Value is the value programmed to Register 6, Bits[31:24]. $I_{C P}$ CODE is the charge pump current setting programmed to Register 5 , Bits[28:25].
$f_{P F D}$ is the PFD frequency in MHz .
If the PD polarity is set to negative, the optimum bleed current is set by

Bleed Value $=$ floor $\left(144 \times\left(f_{\text {PFD }} 100 \mathrm{MHz}\right) \times\left(I_{\text {CP_CODE }}\right.\right.$ +1)/16)

## Bleed Polarity

Register 6, Bit 23 controls the polarity of the bleed current. Negative polarity is the typical usage.

## Bleed Enable

In fractional-N mode of operation, charge pump linearity (and ultimately phase noise and spurious performance) is improved if the VCO and reference inputs to the phase detector operate with a phase offset. This phase offset is implemented by adding a constant bleed current at the output of the charge pump. Use bleed only when operating in fractional-N mode, that is, FRAC1 or FRAC2 not equal to 0 . Set Register 6, Bit $22=1$ to enable bleed.

## INT Mode

Register 6 , Bit 20 completely disables the fractional-N $\Sigma-\Delta$ modulator (SDM). Setting Register 6, Bit $20=1$ disables the SDM so the ADF41513 operates purely in integer $N$ mode. Disabling the SDM

## REGISTER MAPS

improves phase noise performance and changes the frequency resolution to fPFD.

## ABP

Register 6, Bit 19 affects the antibacklash pulse (ABP) width. The recommended setting for best figure of merit (FOM) is narrow (Register 6, Bit $19=1$ ).

## Loss of Lock (LOL) Enable

If digital lock detect is asserted when loss of lock is enabled and the reference signal is removed, digital lock detect goes low. Set Register 6, Bit 18 = 1 to enable loss of lock (recommended).

## Sigma-Delta (SD) Reset

When Register 6, Bit $17=0$ on a write to Register 0 , the SDM is temporarily set to a fractional value of 0 . The SD reset ensures a consistent fractional spur pattern but also results in a glitch in the output frequency when the N divider momentarily outputs FRAC $=0$. Remove this glitch by setting Register 6, Bit $17=1$ (recommended setting).

## CP Three-State, PD on

When Register 6, Bit $16=1$, the charge pump is in three-state mode but the phase detector (PD) is still operational. Set Register 6, Bit $16=0$ for normal operation.

## Lock Detector Precision (LDP)

Register 6, Bits[9:8] and Register 9, Bits[31:30] control the sensitivity of the digital lock detector. Lock detect precision (Register 6 , Bits[9:8]) in conjunction with lock detector bias (Register 9, Bits[31:30]) adjusts the width of the digital lock detector window. Lock is declared when the PFD reference arrival time and divided VCO input arrival times consistently differ by less than the LDP value. Small LDP settings may cause a false out of lock indication
when used with large bleed currents. See the Lock Detector section for more information.

## Phase Detector (PD) Polarity

If using a noninverting loop filter and a VCO with a positive tuning slope, set the PD polarity to positive.
If using an inverting loop filter and a VCO with a negative tuning slope, set the PD polarity to positive.
If using a noninverting loop filter and a VCO with a negative tuning slope, set the PD polarity to negative.

If using an inverting loop filter and a VCO with a positive tuning slope, set the PD polarity to negative.

## Power Down

Set Register 6, Bit $6=1$ to perform a software power-down. All circuit blocks are disabled, and the chip enters a low power state drawing approximately 4 mA . Set Register 6, Bit $6=0$ to reenable the chip. Register values are not lost during power-down. Only one power-down mode is available via Register 11, Bit 31. Set Register 11, Bit $31=1$ to leave the internal 1.8 V N divider regulator on during power-down.

Note that Register 12, Bit 20 must be set to 0 when writing this power-down bit. Otherwise, the chip cannot be powered back on again by setting Register 6, Bit $6=0$.

## CP Three-State

Setting Register 6, Bit $5=1$ puts the charge pump into three-state mode. Set Register 6, Bit $5=0$ for normal operation.

## Counter Reset

Setting Register 6, Bit $4=1$ holds the $N$ divider and $R$ counter in reset, which results in no signals being received at the PFD.

## REGISTER MAPS



Figure 29. Register 6 (R6) Map

## REGISTER MAPS

## REGISTER 7 (R7) MAP

## Lock Detector Count (LD_COUNT)

LD_COUNT sets the initial value of the lock detect counter. See the Lock Detector section for more information about the operation of the lock detector.

## Lock Detect Clock Select (LD_CLK_SEL)

The lock detector checks for lock on every phase comparison cycle when LD CLK SEL $=1$. Otherwise, the lock detector checks for lock on every $32^{\text {nd }}$ cycle. Use LD CLK SEL $=1$ to speed up declaration of lock at the cost of reduced lock indication stability during frequency changes.

## Prescaler (PS) Bias

Set these bits to 0b11.

## CLK Divider Mode

Setting Register 7, Bits[19:18] = 0b10 enables a phase resync. See the Phase Resync section for more information.

When not using phase resync, set Register 7, Bits[19:18] = 0b00.

## $\mathrm{CLK}_{2}$ Divider Value

Register 7, Bits[17:6] control the CLK $_{2}$ divider value. The CLK $_{2}$ divider value controls the timing of the phase resync pulse. See the Phase Resync section for more information.

## SDM to $\mathbf{N}$ Divider Timing Adjustment (N Delay)

This control adjusts the timing between the SDM output and the N divider. Set these bits to Ob00.


Figure 30. Register 7 (R7) Map

## REGISTER MAPS

## REGISTER 8 (R8) MAP

Set all reserved bits to zero.

## REGISTER 9 (R9) MAP

## Lock Detector Bias

The lock detector window size is set by adjusting the lock detector bias in conjunction with the lock detector precision bits (Register 6, Bits $[9: 8]$ ). See the Lock Detector section.

RESERVED REGISTER (R8)

| RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CONTROL BITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C4(1) | C3(0) | C2(0) | C1(0) |

Figure 31. Register 8 (R8) Map

LOCK DETECTOR BIAS REGISTER (R9)


Figure 32. Register 9 (R9) Map

## REGISTER MAPS

## REGISTER 10 (R10) MAP

Set all reserved bits to zero.

## REGISTER 11 (R11) MAP

## Power-Down Select

Only one power-down option is available. Program Register 11, Bit $31=1$. Set Register 6, Bit $6=1$ to power down the device.


Figure 33. Register 10 (R10) Map

RESERVED REGISTER (R11)


Figure 34. Register 11 (R11) Map

## REGISTER MAPS

## REGISTER 12 (R12) MAP

## MUXOUT

Register 12, Bits[31:28] select the MUXOUT signal. Register data can be read either by selecting the serial data output or via a readback. Serial data output sends the 32 bits of register data that was written in the previous access. A readback sends the data as defined by the readback select bits, Register 12, Bits[19:14].

## Logic Level

Register 12, Bit 27 selects the DLD and MUXOUT logic level.

## LE Select

Register 12, Bit $20=1$ synchronizes the rising edge of LE on an SPI write with the falling edge of the reference signal. This recommended setting ensures there is no glitch from asynchronous loading. Set Register 12, Bit $20=0$ if it is necessary to write data into the ADF41513 when no reference is present.

## Readback Select

Register 12, Bits[19:14] select the value to be read back. For more information, see the Readback section.

## Master Reset

Register 12, Bit $22=1$ resets all registers to all zeros.
MUXOUT REGISTER (R12)


Figure 35. Register 12 (R12) Map

## REGISTER MAPS

## REGISTER 13 (R13) MAP

Set all reserved bits to zero.
RESERVED REGISTER (R13)

| RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CONTROL BITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C4(1) | C3(1) | C2(0) | C1(1) |

Figure 36. Register 13 (R13) Map

## APPLICATIONS INFORMATION

## INITIALIZATION SEQUENCE

The following sequence of registers is the correct sequence for initial power-up of the ADF41513 after the correct application of voltages to the supply pins:

1. Register 13
2. Register 12
3. Register 11
4. Register 10
5. Register 9
6. Register 8
7. Register 7
8. Register 6
9. Register 5
10. Register 4
11. Register 3
12. Register 2
13. Register 1
14. Register 0

## RF SYNTHESIZER: A WORKED EXAMPLE OF 25-BIT FIXED MODULUS MODE

The following equation governs how to program the synthesizer:

$$
\begin{equation*}
R F_{\text {OUT }}=\left(I N T+\left(F R A C 1 / 2^{25}\right)\right) \times f_{P F D} \tag{8}
\end{equation*}
$$

where:
$R F_{\text {out }}$ is the $R F$ frequency output.
INT is the integer division factor.
FRAC1 is the fractional numerator.
$f_{P F D}$ is the PFD frequency.
For example, in a system where a 12.102 GHz RF frequency output ( RF $_{\text {Out }}$ ) is required and a 100 MHz reference frequency input $\left(\right.$ REF $\left._{\text {IN }}\right)$ is available, the frequency resolution, $f_{\text {RES }}$, is
$f_{R E S}=R E F_{/ N / 22^{25}}$
$f_{\text {RES }}=100 \mathrm{MHz} / 2^{25}$
$=2.98 \mathrm{~Hz}$
From Equation 1 and Equation 2,
$f_{P F D}=(100 \mathrm{MHz} \times(1+0) / 1)=100 \mathrm{MHz} 12.102 \mathrm{GHz}=100 \mathrm{MHz} \times$ ( $N+F R A C / 2^{25}$ )
Calculating the INT and FRAC values,
$\operatorname{INT}=\operatorname{int}\left(R F_{\text {OUT }} / f_{\text {PFD }}\right)=121$
FRAC1 $=\left(\right.$ int $\left(R F_{\text {OuT }}\right.$ If $\left.f_{\text {PFD }}\right)-$ INT $) \times 2^{25}=671088.64 \approx 671089$
where:
INT is the 16 -bit INT value in Register 0 .
FRAC1 is the 25 -bit FRAC1 value in Register 1 .
int() makes an integer of the argument in parentheses.

## APPLICATIONS INFORMATION

## SPUR MECHANISMS

This section describes the two different spur mechanisms that arise with a PLL, and how to minimize them in the ADF41513.

## Integer Boundary Spurs

Interactions between the RF VCO frequency and the reference frequency cause integer boundary spurs. When these frequencies are not integer related (the point of a fractional-N synthesizer), spur sidebands appear on the VCO output spectrum at an offset frequency that corresponds to the beat note or difference frequency between an integer multiple of the reference and the VCO frequency. These spurs are attenuated by the loop filter and are more noticeable on channels close to integer multiples of the reference where the difference frequency can be inside the loop bandwidth.

## Reference Spurs

Reference spurs are generally not a problem in fractional-N synthesizers because the reference offset is far outside the loop bandwidth. However, any reference feedthrough mechanism that bypasses the loop can cause a problem. Feedthrough of low levels of on-chip reference switching noise, through the $\mathrm{RF}_{{ }_{\mathbb{N}}} \mathrm{A}$ pin or the $R F_{\text {IN }} B$ pin back to the VCO, can result in reference spur levels as high as -90 dBc . PCB layout must ensure adequate isolation between VCO traces and the input reference to avoid a possible feedthrough path on the board.

## PHASE RESYNC

The output of a 25 -bit fractional-N PLL can settle to any of the $2^{25}$ phase offsets with respect to the input reference. The phase resync feature in the ADF41513 produces a consistent output phase offset with respect to the input reference. This consistent output phase offset with respect to the input reference is necessary in applications where the output phase and frequency are important, such as digital beamforming. See the Phase Programmability section to program a specific RF output phase when using phase resync.

Phase resync is enabled by setting Register 7, Bits[19:18] = Ob10. When phase resync is enabled, an internal timer generates sync signals at intervals of $\mathrm{t}_{\text {SYN }}$ given by the following formula:
$t_{\text {SYNC }}=$ CLK $_{1} \times$ CLK $_{2} \times t_{\text {PFD }}$
where:
$\mathrm{CLK}_{1}$ is the decimal value programmed in Register 5, Bits[15:4]. $\mathrm{CLK}_{2}$ is the decimal value programmed in Register 7, Bits[17:6]. $t_{\text {PFD }}$ is the PFD reference period ( $1 / \mathrm{F}_{\text {PFD }}$ ).
When a new frequency is programmed, the second sync pulse after the LE rising edge resynchronizes the output phase to the reference. Program the $\mathrm{t}_{\text {sync }}$ time to a value that is at least as long as the worst case lock time to guarantee that the phase resync occurs after the last cycle slip in the PLL settling transient.

In the example shown in Figure 37 , tsync is set to $550 \mu \mathrm{~s}$. The second sync pulse and any later sync pulses are ignored.


Figure 37. Phase Resync Example

## Phase Programmability

The phase word in Register 2 controls the RF output phase. As this word is changed from 0 to $2^{12}$, the RF output phase changes over a $360^{\circ}$ range in steps of phase value $\times 360^{\circ} / 2^{12}$.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8
Figure 38. 24-Lead Lead Frame Chip Scale Package [LFCSP] $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-24-8)
Dimensions shown in millimeters
Updated: July 01, 2022
ORDERING GUIDE

|  |  |  |  | Package |
| :--- | :--- | :--- | :--- | :--- |
| Model $^{1}$ | Temperature Range | Package Description | Packing Quantity | Option |
| ADF41513BCPZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $24-$ Lead LFCSP $(4 \mathrm{~mm} \times 4 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ w/ EP $)$ |  | CP-24-8 |
| ADF41513BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $24-$ Lead LFCSP $(4 \mathrm{~mm} \times 4 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ w/ EP $)$ | Reel, 1500 | CP-24-8 |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

| Parameter $^{1}$ | Description |
| :--- | :--- |
| EV-ADF41513SD1Z | Evaluation Board Without VCO |
| EV-ADF41513SD2Z | Evaluation Board with On-Board VCO |
| EV-ADF41513SD3Z | Evaluation Board with On-Board VCO |

[^0]
[^0]:    1 Z = RoHS Compliant Part.

