## ADuIM2280/ADuIM2281/ADuIM2285/ADuM2286

## 5 kV RMS Dual Channel Digital Isolators

## FEATURES

- High isolation voltage: 5000 V rms
- Up to 100 Mbps data rate
- Low propagation delay: 24 ns maximum
- Low dynamic power consumption
- Bidirectional communication
- 3 V to 5 V level translation
- High temperature operation: $125^{\circ} \mathrm{C}$
- High common-mode transient immunity: >25 kV/ $\mu \mathrm{s}$
- Default high output: ADuM2280/ADuM2281
- Default low output: ADuM2285/ADuM2286
- 16-lead SOIC wide body enhanced creepage package
- Safety and regulatory approvals (pending)
- UL recognition: 5000 V rms for 1 minute per UL 1577
- CSA Component Acceptance Notice \#5A
- IEC 60601-1: 250 V rms (reinforced)
- IEC 60950-1: 400 V rms (reinforced)
- VDE Certificate of Conformity - DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
- $V_{\text {IORM }}=846 \mathrm{~V}$ peak
- Pin-compatible with ADuM220x and ADuM221x families


## APPLICATIONS

- General-purpose, high voltage, multichannel isolation
- Medical equipment
- Power supplies
- RS-232/RS-422/RS-485 transceiver isolation


## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM2280/ADuM2285 Pin-Compatible with ADuM2200/ADuM2210

## GENERAL DESCRIPTION

The ADuM2280/ADuM2281/ADuM2285/ADuM2286 ${ }^{1}$ (also referred to as ADuM228x in this data sheet) are 5 kV rms dual-channel digital isolators based on Analog Devices, Inc., iCoupler® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices and other integrated couplers.

With propagation delay at 24 ns maximum, pulse width distortion is less than 2 ns for C grade. Channel-to-channel matching is tight at 5 ns for C grade. The ADuM228x are available in two channel configurations with three different data rates up to 100 Mbps (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 3.0 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. Unlike other optocoupler alternatives, the ADuM228x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions. When power is first applied or is not yet applied to the input side, the ADuM2280 and ADuM2281 have a default high output and the ADuM2285 and ADuM2286 have a default low output.


Figure 2. ADuM2281/ADuM2286 Pin-Compatible with ADuM2201/ADuM2211

[^0]Rev. B

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagrams ..... 1
Specifications ..... 3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3 V Operation ..... 4
Electrical Characteristics-Mixed 5 V/3 VOperation5
Electrical Characteristics-Mixed 3 V/5 V Operation ..... 6
Package Characteristics ..... 7
Regulatory Information ..... 8
Insulation and Safety-Related Specifications ..... 8
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics ..... 8
REVISION HISTORY
6/2023—Rev. A to Rev. B
Change to General Description Section ..... 1
Changes to Electrical Characteristics-3 V Operation Section. ..... 4
Change to Electrical Characteristics-Mixed 5 V/3 V Operation Section ..... 5
Change to Electrical Characteristics-Mixed 3 V/5 V Operation Section ..... 6
Change to Table 17 ..... 9
Added Maximum Continuous Working Voltage Section ..... 10
Changes to Table 20 and Table 21 ..... 11
Updated Outline Dimensions ..... 18
Changes to Ordering Guide ..... 18

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{D D 1}=\mathrm{V}_{D D 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15$ pF and CMOS signal levels, unless otherwise noted.

Table 1.

| Parameter | Symbol | A Grade |  |  | B Grade |  |  | C Grade |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS <br> Pulse Width | PW | 1000 |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 40 |  |  | 10 |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 |  |  | 100 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL }}$, P PLH |  |  | 50 |  |  | 39 | 13 | 20 | 24 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  |  | 10 |  |  | 3 |  |  | 2 | ns | \|tpLH $-t_{\text {PHL }} \mid$ |
| Change vs. Temperature |  |  | 7 |  |  | 3 |  |  | 1.5 |  | ps $/{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 38 |  |  | 12 |  |  | 9 | ns | Between any two units at same operating conditions |
| Channel Matching |  |  |  |  |  |  |  |  |  |  |  |  |
| Codirectional | tPSKCD |  |  | 5 |  |  | 3 |  |  | 2 | ns |  |
| Opposing Direction | tPSKOD |  |  | 10 |  |  | 6 |  |  | 5 | ns |  |
| Jitter |  |  | 2 |  |  | 2 |  |  | 1 |  | ns |  |

Table 2.

| Parameter | Symbol | 1 Mbps-A, B, C Grades |  |  | 25 Mbps-B, C Grades |  |  | 100 Mbps-C Grade |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  | No load |
| ADuM2280/ADuM2285 | $l_{\text {DD1 }}$ |  | 1.3 | 1.6 |  | 6.2 | 7.0 |  | 20 | 25 | mA |  |
|  | $\mathrm{l}_{\mathrm{DD} 2}$ |  | 2.7 | 4.5 |  | 4.8 | 7.0 |  | 9.5 | 15 | mA |  |
| ADuM2281/ADuM2286 | $\mathrm{l}_{\mathrm{DD} 1}$ |  | 2.3 | 2.6 |  | 5.8 | 6.5 |  | 16 | 19 | mA |  |
|  | $\mathrm{l}_{\mathrm{DD} 2}$ |  | 2.3 | 2.9 |  | 5.8 | 6.5 |  | 16.5 | 19 | mA |  |

Table 3. For All Models

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | 0.3 $\mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\mathrm{OH}}$ | $V_{\text {DDx }}-0.1$ | 5.0 |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{Ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IXH}} \\ & \mathrm{I}_{\mathrm{Ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IXH}} \\ & \mathrm{I}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IXL}} \\ & \mathrm{I}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IXL}} \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IX}} \leq \mathrm{V}_{\mathrm{DDx}} \end{aligned}$ |
|  |  | $V_{\text {DDx }}=0.4$ | 4.8 |  | V |  |
| Logic Low Output Voltages | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.0 | 0.1 | V |  |
|  |  |  | 0.2 | 0.4 | V |  |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ |  |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Input Supply Current |  |  | IDDI(Q) <br> $l_{\text {DDO(Q) }}$ <br> lodi(D) <br> $I_{D D O(D)}$ | 0.54 | 0.8 | mA |  |
| Quiescent Output Supply Current | 1.6 |  |  | 2.0 | mA |  |
| Dynamic Input Supply Current | 0.09 |  |  |  | mA/Mbps |  |
| Dynamic Output Supply Current | 0.04 |  |  |  | mA/Mbps |  |
| Undervoltage Lockout |  |  |  |  |  |  |
| Positive $\mathrm{V}_{\text {DDx }}$ Threshold | $V_{\text {DDxUV+ }}$ |  | 2.6 |  | V |  |
| Negative $\mathrm{V}_{\text {DDx }}$ Threshold | $V_{\text {DDxUV- }}$ |  | 2.4 |  | V |  |
| $V_{\text {DDx }}$ Hysteresis | $V_{\text {DDXUVH }}$ |  | 0.2 |  | V |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |  |

## SPECIFICATIONS

Table 3. For All Models (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $10 \%$ to $90 \%$ |
| Common-Mode Transient Immunity ${ }^{1}$ | $\|\mathrm{CM}\|$ | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $V_{I x}=\mathrm{V}_{\mathrm{DDx}}, V_{\mathrm{CM}}=1000 \mathrm{~V}$, transient <br> magnitude $=800 \mathrm{~V}$ |
| Refresh Period | $\mathrm{t}_{\mathrm{r}}$ |  | 1.6 |  |  |  |

${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}>0.8 \mathrm{~V}_{\mathrm{DDx}}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS-3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15$ pF and CMOS signal levels, unless otherwise noted.

Table 4.

| Parameter | Symbol | A Grade |  |  | B Grade |  |  | C Grade |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS | PW | 1000 |  |  |  |  |  |  |  |  |  |  |
| Pulse Width |  |  |  |  | 40 |  |  | 10 |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 |  |  | 100 | Mbps | Within PWD limit |
| Propagation Delay | tPHL , tPLH |  |  | 50 |  |  | 39 | 20 | 28 | 35 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  |  | 10 |  |  | 3 |  |  | 2.5 | ns | \|tpLH - $\mathrm{t}_{\text {PHL }}$ \| |
| Change vs. Temperature |  |  | 7 |  |  | 3 |  |  | 1.5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 38 |  |  | 16 |  |  | 12 | ns | Between any two units at same operating conditions |
| Channel Matching |  |  |  |  |  |  |  |  |  |  |  |  |
| Codirectional | tPSKCD |  |  | 5 |  |  | 3 |  |  | 2.5 | ns |  |
| Opposing-Direction | tPSKOD |  |  | 10 |  |  | 6 |  |  | 5 | ns |  |
| Jitter |  |  | 2 |  |  | 2 |  |  | 1 |  | ns |  |

Table 5.

| Parameter | Symbol | 1 Mbps-A, B, C Grades |  |  | 25 Mbps-B, C Grades |  |  | 100 Mbps-C Grade |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT ADuM2280/ADuM2285 |  |  |  |  |  |  |  |  |  |  |  | No load |
|  | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 0.75 | 1.4 |  | 5.1 | 9.0 |  | 17 | 23 | mA |  |
|  | $\mathrm{l}_{\mathrm{DD} 2}$ |  | 2.0 | 3.5 |  | 2.7 | 4.6 |  | 4.8 | 9 | mA |  |
| ADuM2281/ADuM2286 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 1.6 | 2.1 |  | 3.8 | 5.0 |  | 11 | 15 | mA |  |
|  | $\mathrm{l}_{\mathrm{DD} 2}$ |  | 1.7 | 2.3 |  | 3.9 | 6.2 |  | 11 | 15 | mA |  |

Table 6. For All Models

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\mathrm{DDx}}$ |  | 0.3 $\mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  |  | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\mathrm{OH}}$ | $V_{\text {DDx }}-0.1$ | 3.0 |  | V | $I_{0 x}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IXH}}$ |
|  |  | $V_{\text {DDx }}-0.4$ | 2.8 |  | V |  |
| Logic Low Output Voltages | $V_{0 L}$ | ODx | 0.0 | 0.1 | V | $\mathrm{I}_{0 \mathrm{x}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{IOx}^{\text {a }}=4 \mathrm{~mA}, V_{\text {Ix }}=V_{\text {IxL }}$ |
| Input Current per Channel Supply Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IX }} \leq \mathrm{V}_{\text {DDx }}$ |

## SPECIFICATIONS

Table 6. For All Models (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Input Supply Current | $\mathrm{I}_{\text {DII(Q) }}$ |  | 0.4 | 0.6 | mA |  |
| Quiescent Output Supply Current | $\mathrm{l}_{\mathrm{DDO}}(\mathrm{Q})$ |  | 1.2 | 1.7 | mA |  |
| Dynamic Input Supply Current | $\mathrm{IDDI}_{\text {(D) }}$ |  | 0.08 |  | mA/Mbps |  |
| Dynamic Output Supply Current | $1 \mathrm{IDDO}_{(\mathrm{D})}$ |  | 0.015 |  | mA/Mbps |  |
| Undervoltage Lockout |  |  |  |  |  |  |
| Positive $\mathrm{V}_{\text {DDx }}$ Threshold | $V_{\text {DDxUV+ }}$ |  | 2.6 |  | V |  |
| Negative $\mathrm{V}_{\text {DDx }}$ Threshold | $V_{\text {DDxUV- }}$ |  | 2.4 |  | V |  |
| $\mathrm{V}_{\text {DDx }}$ Hysteresis | $V_{\text {DDXUVH }}$ |  | 0.2 |  | V |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDx}}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V} \text {, transient } \\ & \text { magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Period | $\mathrm{t}_{\mathrm{r}}$ |  | 1.6 |  | $\mu \mathrm{S}$ |  |

${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}>0.8 \mathrm{~V}_{\mathrm{DDx}}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OPERATION

All typical specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{D D 1}=5 \mathrm{~V}, \mathrm{~V}_{D D 2}=3.0 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$; and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 7.

| Parameter | Symbol | A Grade |  |  | B Grade |  |  | C Grade |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |  |  |  |  |  |  |
| Pulse Width | PW | 1000 |  |  | 40 |  |  | 10 |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 |  |  | 100 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ |  |  | 50 |  |  | 39 | 13 | 20 | 26 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  |  | 10 |  |  | 3 |  |  | 2 | ns | \|tPLH - tPHLL |
| Change vs. Temperature |  |  | 7 |  |  | 3 |  |  | 1.5 |  | ps/ $/{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 38 |  |  | 16 |  |  | 12 | ns | Between any two units at same operating conditions |
| Channel Matching |  |  |  |  |  |  |  |  |  |  |  |  |
| Codirectional | tPSKCD |  |  | 5 |  |  | 3 |  |  | 2 | ns |  |
| Opposing-Direction | tPSKOD |  |  | 10 |  |  | 6 |  |  | 5 | ns |  |
| Jitter |  |  | 2 |  |  | 2 |  |  | 1 |  | ns |  |

## Table 8.



## SPECIFICATIONS

Table 9. For All Models

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS <br> Logic High Input Threshold Logic Low Input Threshold Logic High Output Voltages Logic Low Output Voltages Input Current per Channel Supply Current per Channel Quiescent Input Supply Current Quiescent Output Supply Current Dynamic Input Supply Current Dynamic Output Supply Current Undervoltage Lockout Positive $V_{D D x}$ Threshold Negative $V_{D D x}$ Threshold $V_{D D x}$ Hysteresis | $\mathrm{V}_{\text {IH }}$ <br> $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{O L}$ <br> 1 <br> $I_{\text {DDII }}$ ) <br> $I_{D D O(Q)}$ <br> $I_{D D I(D)}$ <br> $I_{D D O(D)}$ <br> $V_{\text {DDXUV+ }}$ <br> $V_{\text {DDxUV- }}$ <br> $V_{\text {DDxUVH }}$ | $\begin{aligned} & 0.7 V_{D D x} \\ & V_{D D x}-0.1 \\ & V_{D D x}-0.4 \\ & \\ & -10 \end{aligned}$ | $V_{D D x}$ $V_{D D x}-0.2$ 0.0 0.2 +0.01 0.54 1.2 0.09 0.02 2.6 2.4 0.2 | $0.3 \mathrm{~V}_{\mathrm{DDx}}$ 0.1 0.4 +10 0.75 2.0 | V <br> V <br> V <br> V <br> V <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA/Mbps <br> mA/Mbps <br> V <br> V <br> V |  |
| AC SPECIFICATIONS <br> Output Rise/Fall Time Common-Mode Transient Immunity ${ }^{1}$ <br> Refresh Period | $t_{R} / t_{F}$ <br> \|CM| <br> $t_{r}$ | 25 | $\begin{aligned} & 2.5 \\ & 35 \\ & 1.6 \end{aligned}$ |  | ns kV/ $\mu$ $\mu \mathrm{S}$ | $\begin{aligned} & 10 \% \text { to } 90 \% \\ & V_{I x}=V_{D D x}, V_{C M}=1000 \mathrm{~V} \text {, transient } \\ & \text { magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} \times}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 10.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} \& \multirow[b]{2}{*}{Symbol} \& \multicolumn{3}{|c|}{A Grade} \& \multicolumn{3}{|c|}{B Grade} \& \multicolumn{3}{|c|}{C Grade} \& \multirow[b]{2}{*}{Unit} \& \multirow[b]{2}{*}{Test Conditions} <br>
\hline \& \& Min \& Typ \& Max \& Min \& Typ \& Max \& Min \& Typ \& Max \& \& <br>
\hline SWITCHING SPECIFICATIONS \& \multirow{3}{*}{PW} \& \multirow{11}{*}{1000} \& \multirow[b]{11}{*}{7

2} \& \& \multirow{11}{*}{40} \& \& \& \& \& \& \& <br>
\hline Pulse Width \& \& \& \& \& \& \& \& 10 \& \& \& ns \& Within PWD limit <br>
\hline Data Rate \& \& \& \& 1 \& \& \& 25 \& \& \& 100 \& Mbps \& Within PWD limit <br>
\hline Propagation Delay \& $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ \& \& \& 50 \& \& \& 39 \& 16 \& 24 \& 30 \& ns \& $50 \%$ input to $50 \%$ output <br>
\hline Pulse Width Distortion \& PWD \& \& \& 10 \& \& \& 3 \& \& \& 2.5 \& ns \& |tith $-t_{\text {PHL }} \mid$ <br>
\hline Change vs. Temperature \& \& \& \& \& \& 3 \& \& \& 1.5 \& \& ps $/{ }^{\circ} \mathrm{C}$ \& <br>
\hline Propagation Delay Skew \& $t_{\text {PSK }}$ \& \& \& 38 \& \& \& 16 \& \& \& 12 \& ns \& Between any two units at same operating conditions <br>
\hline Channel Matching \& \& \& \& \& \& \& \& \& \& \& \& <br>
\hline Codirectional \& tPSKCD \& \& \& 5 \& \& \& 3 \& \& \& 2.5 \& ns \& <br>
\hline Opposing-Direction \& tPSKOD \& \& \& 10 \& \& \& 6 \& \& \& 5 \& ns \& <br>
\hline Jitter \& \& \& \& \& \& 2 \& \& \& 1 \& \& ns \& <br>
\hline
\end{tabular}

## SPECIFICATIONS

Table 11.

| Parameter | Symbol | 1 Mbps-A, B, C Grades |  |  | 25 Mbps-B, C Grades |  |  | 100 Mbps-C Grade |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT <br> ADuM2280/ADuM2285 |  |  |  |  |  |  |  |  |  |  |  | No load |
|  | $\mathrm{l}_{\mathrm{DD} 1}$ |  | 0.75 | 1.4 |  | 5.1 | 9.0 |  | 17 | 23 | mA |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 2.7 | 4.5 |  | 4.8 | 7.0 |  | 9.5 | 15 | mA |  |
| ADuM2281/ADuM2286 | $\mathrm{l}_{\mathrm{DD} 1}$ |  | 1.6 | 2.1 |  | 3.8 | 5.0 |  |  | 15 | mA |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 1.7 | 2.3 |  | 5.8 | 6.5 |  | 16.5 | 19 | mA |  |

Table 12. For All Models

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS <br> Logic High Input Threshold Logic Low Input Threshold Logic High Output Voltages <br> Logic Low Output Voltages <br> Input Current per Channel Supply Current per Channel Quiescent Input Supply Current Quiescent Output Supply Current Dynamic Input Supply Current Dynamic Output Supply Current Undervoltage Lockout Positive $\mathrm{V}_{D D x}$ Threshold Negative $\mathrm{V}_{\mathrm{DDx}}$ Threshold $V_{D D x}$ Hysteresis | $\mathrm{V}_{\text {IH }}$ <br> $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{O L}$ <br> 1 <br> $I_{\text {DDI(Q) }}$ <br> $I_{D D O(Q)}$ <br> $l_{\text {DDI(D) }}$ <br> $I_{D D O(D)}$ <br> $V_{\text {DDxUV+ }}$ <br> $V_{\text {DDxUV- }}$ <br> $V_{\text {DDxUVH }}$ | $\begin{aligned} & 0.7 V_{D D x} \\ & V_{D D x}-0.1 \\ & V_{D D x}-0.4 \\ & \\ & -10 \end{aligned}$ | $V_{D D x}$ $V_{D D x}-0.2$ 0.0 0.2 +0.01 0.4 1.6 0.08 0.03 2.6 2.4 0.2 | $0.3 V_{D D x}$ 0.1 0.4 +10 0.75 2.0 | V <br> V <br> V <br> V <br> V <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA/Mbps <br> mA/Mbps <br> V <br> V <br> V |  |
| AC SPECIFICATIONS <br> Output Rise/Fall Time Common-Mode Transient Immunity ${ }^{1}$ <br> Refresh Period | $t_{R} / t_{F}$ <br> \|CM| <br> t. | 25 | $\begin{aligned} & 2.5 \\ & 35 \\ & 1.6 \end{aligned}$ |  | ns kV/ $\mu \mathrm{s}$ $\mu s$ | $\begin{aligned} & 10 \% \text { to } 90 \% \\ & V_{I x}=V_{D D x}, V_{C M}=1000 \mathrm{~V} \text {, transient } \\ & \text { magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}>0.8 \mathrm{~V}_{\mathrm{DDx}}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## PACKAGE CHARACTERISTICS

Table 13.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESISTANCE AND CAPACITANCE |  |  |  |  |  |  |
| Resistance (Input-to-Output) ${ }^{1}$ | $\mathrm{R}_{1-0}$ |  | $10^{13}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) ${ }^{1}$ | $\mathrm{C}_{1-0}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction to Ambient Thermal Resistance | $\theta_{\mathrm{JA}}$ |  | 45 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at the center of the package underside; test conducted on a 4-layer board with thin traces |

[^1]
## SPECIFICATIONS

## REGULATORY INFORMATION

The ADuM228x will be approved by the organizations listed in Table 14. See Table 19 and the Absolute Maximum Ratings section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 14.

| UL (Pending) | CSA (Pending) | VDE (Pending) |
| :--- | :--- | :--- |
| Recognized under UL 1577 Component <br> Recognition Program | Approved under CSA Component Acceptance Notice \#5A | Certified according to DIN V VDE V 0884-10 (VDE V <br> 0884-10): 2006-12² |
| Single Protection 5000 V rms Isolation Voltage | Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms <br> (848 V peak) maximum working voltage <br> Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 <br> V rms (565 V peak) maximum working voltage <br> Reinforced insulation per IEC 60601-1 250 V rms (353 V peak) <br> maximum working voltage | Reinforced insulation, 846 V peak <br> File E214100$\quad$ File 205078 |

1 In accordance with UL 1577, each ADuM228x is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{Vrms}$ for 1 second (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
2 In accordance with DIN V VDE V 0884-10, each ADuM228x is proof tested by applying an insulation test voltage $\geq 1590 \vee$ peak for $1 \sec$ (partial discharge detection limit = $5 \mathrm{pC})$. The * marking branded on the component designates DIN V VDE $\vee$ 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 15.

| Parameter | Symbol | Value | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 5000 | V rms | 1-minute duration |
| Minimum External Air Gap | L(101) | $8.0 \mathrm{~min}$ | mm | Distance measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PC board layout |
| Minimum External Tracking (Creepage) | L(102) | 8.3 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) Isolation Group | CTI | $\begin{array}{\|l\|l} >400 \\ \\| \end{array}$ | V | DIN IEC 112VVDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits. Note that the asterisk (*) branded on packages denotes DIN V VDE V 0884-10 approval for 846 VPEAK working voltage.

Table 16.

| Description | Test Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 <br> For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms <br> For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms <br> For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms <br> Climatic Classification <br> Pollution Degree per DIN VDE 0110, Table 1 <br> Maximum Working Insulation Voltage Input-to-Output Test Voltage, Method B1 <br> Input-to-Output Test Voltage, Method A | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {pd }(\mathrm{m})}, 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\begin{aligned} & V_{\text {IORM }} \\ & \mathrm{V}_{\mathrm{pd}(\mathrm{~m})} \end{aligned}$ | $\begin{aligned} & \text { I to IV } \\ & \text { I to II } \\ & \text { I to II } \\ & 40 / 105 / 21 \\ & 2 \\ & 846 \\ & 1590 \end{aligned}$ | $\begin{aligned} & V_{\text {PEAK }} \\ & V_{\text {PEAK }} \end{aligned}$ |

## SPECIFICATIONS

Table 16. (Continued)

| Description | Test Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| After Environmental Tests Subgroup 1 | $\mathrm{V}_{\text {IORM }} \times 1.5=\mathrm{V}_{\text {pd }(\mathrm{m})}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge < 5 pC | $V_{\text {pd( }}^{\text {m }}$ ) | 1269 | $V_{\text {PEAK }}$ |
| After Input and/or Safety Test Subgroup 2and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd }(m)}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<$ 5 pC | $\left.V_{\text {pd( }} \mathrm{m}\right)$ | 1015 | $V_{\text {PEAK }}$ |
| Highest Allowable Overvoltage |  | $V_{\text {IOTM }}$ | 6000 | $V_{\text {PEAK }}$ |
| Withstand Isolation Voltage | 1 minute withstand rating | $V_{\text {ISO }}$ | 5000 | $V_{\text {RMS }}$ |
| Surge Isolation Voltage | $V_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | $V_{\text {IOSM }}$ | 6000 | $V_{\text {PEAK }}$ |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) |  |  |  |
| Case Temperature |  | $\mathrm{T}_{\text {S }}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side $1 I_{\text {DD1 }}$ Current |  | $\mathrm{I}_{\text {S }}$ | 555 | mA |
| Insulation Resistance at $\mathrm{T}_{S}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | $\mathrm{R}_{S}$ | $>10^{9}$ | $\Omega$ |



Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 17.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $T_{A}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $V_{D D 1}, V_{D D 2}$ | 3.0 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

[^2]
## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 18.

| Parameter | Rating |
| :--- | :--- |
| Storage Temperature $\left(\mathrm{T}_{\mathrm{ST}}\right)$ Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages $\left(\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)$ | -0.5 V to +7.0 V |
| Input Voltages $\left(\mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}\right)$ | -0.5 V to $\mathrm{V}_{\mathrm{DDI}}+0.5 \mathrm{~V}$ |
| Output Voltages $\left(\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}\right)$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 2}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{1}$ |  |
| $\quad$ Side $1\left(\mathrm{l}_{01}\right)$ | -10 mA to +10 mA |
| $\quad$ Side $2\left(\mathrm{l}_{\mathrm{O} 2}\right)$ | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{2}$ | $-100 \mathrm{kV} / \mu \mathrm{s} \mathrm{to}+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ See Figure 3 for maximum rated current values for various temperatures.
${ }^{2}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## MAXIMUM CONTINUOUS WORKING VOLTAGE

Table 19. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage, Bipolar <br> Waveform | 565 | V peak | 50 -year minimum lifetime |
| AC Voltage, Unipolar | 1131 | V peak | 50 -year minimum lifetime |
| Waveform |  |  |  |
| DC Voltage |  |  |  |

## ESD CAUTION



## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. ADuM2280/ADuM2285 Pin Configuration
Table 20. ADuM2280/ADuM2285 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 2 | NC | No internal connection. |
| 3 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1, 3.0 V to 5.5 V. |
| 4 | $V_{\text {IA }}$ | Logic Input A. |
| 5 | $V_{\text {IB }}$ | Logic Input B. |
| 6 | NC | No internal connection. |
| 7 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 8 | NC | No internal connection. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. |
| 10 | NC | No internal connection. |
| 11 | NC | No internal connection. |
| 12 | $V_{O B}$ | Logic Output B. |
| 13 | $V_{O A}$ | Logic Output A. |
| 14 | $V_{D D 2}$ | Supply Voltage for Isolator Side $2,3.0 \mathrm{~V}$ to 5.5 V . |
| 15 | NC | No internal connection. |
| 16 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. |

For specific layout guidelines, refer to the AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices.

Figure 5. ADuM2281/ADuM2286 Pin Configuration

Table 21. ADuM2281/ADuM2286 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | $G^{2} D_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 2 | NC | No internal connection. |
| 3 | $V_{\text {DD1 }}$ | Supply Voltage for Isolator Side 1,3.0 V to 5.5 V. |
| 4 | $V_{\text {OA }}$ | Logic Output A. |
| 5 | $V_{I B}$ | Logic Input B. |
| 6 | NC | No internal connection. |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 21. ADuM2281/ADuM2286 Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 7 | GND | Ground 1. Ground reference for Isolator Side 1. |
| 8 | NC | No internal connection. |
| 9 | $G^{2} D_{2}$ | Ground 2. Ground reference for Isolator Side 2. |
| 10 | NC | No internal connection. |
| 11 | NC | No internal connection. |
| 12 | $\mathrm{~V}_{\text {OB }}$ | Logic Output B. |
| 13 | $\mathrm{~V}_{\text {IA }}$ | Logic Input A. |
| 14 | $\mathrm{~V}_{\text {DD2 }}$ | Supply Voltage for Isolator Side 2, 3.0 V to 5.5 V. |
| 15 | NC | No internal connection. |
| 16 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. |

For specific layout guidelines, refer to the AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices.

Table 22. ADuM2280 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\mathrm{IB}}$ Input | $\mathrm{V}_{\mathrm{DD} 1}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | $\mathrm{V}_{\text {OA }}$ Output | $\mathrm{V}_{\text {OB }}$ Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | H | H | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| X | X | Powered | Unpowered | Indeterminate | Indeterminate | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. |

Table 23. ADuM2281 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\text {IB }}$ Input | $\mathrm{V}_{\mathrm{DD} 1}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | $\mathrm{V}_{\text {OA }}$ Output | $\mathrm{V}_{\text {OB }}$ Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | Indeterminate | H | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| X | X | Powered | Unpowered | H | Indeterminate | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. |

Table 24. ADuM2285 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\text {IB }}$ Input | $\mathrm{V}_{\mathrm{DD1}}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | $\mathrm{V}_{O A}$ Output | $V_{O B}$ Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | $\mathrm{L}$ |  | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| $x$ | X | Powered | Unpowered | Indeterminate | Indeterminate | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 25. ADuM2286 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\text {IB }}$ Input | $\mathrm{V}_{\mathrm{DD} 1}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | $\mathrm{V}_{\text {OA }}$ Output | $\mathrm{V}_{\text {OB }}$ Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered |  | H |  |
| X | X | Unpowered | Powered | Indeterminate | L | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| $x$ | X | Powered | Unpowered | L | Indeterminate | Outputs return to the input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. |

ADuM2280/ADuM2281/ADuM2285/ADuM2286

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation


Figure 7. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 8. Typical Supply Current per Output Channel vs. Data Rate for 5 V and $3 V$ Operation (15 pF Output Load)


Figure 9. Typical ADuM2280 or ADuM2285 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 10. Typical ADuM2280 or ADuM2285 VD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 11. Typical ADuM2281 or ADuM2286 VDD1 or $V_{D D 2}$ Supply Current vs. Data Rate for 5 V and 3 V Operation

ADuM2280/ADuM2281/ADuM2285/ADuM2286

## APPLICATIONS INFORMATION

## PC BOARD LAYOUT

The ADuM228x digital isolators requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 12). Bypass capacitors are most conveniently connected between Pin 1 and Pin 3 for $V_{D D 1}$ and between Pin 14 and Pin 16 for $V_{D D 2}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pin 3 and Pin 7 and between Pin 9 and Pin 14 should be considered unless the ground pair on each package side are connected close to the package.


Figure 12. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's absolute maximum ratings, thereby leading to latch-up or permanent damage.

The ADuM228x can readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment, with proper PCB design choices. Refer to the AN-1109 Application Note for PCB-related EMI mitigation techniques, including board layout and stack-up issues.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-to-output propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.


Figure 13. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.
Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM228x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM228x components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1$ ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than $\sim 1 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no pulses for more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit.
The limitation on the device's magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM2280 is examined in a 3 V operating condition because it represents the most susceptible mode of operation of this product.

The pulses at the transformer output have an amplitude greater than 1.5 V . The decoder has a sensing threshold of about 1.0 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
\mathrm{V}=(-\mathrm{d} \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density.
$r_{n}$ is the radius of the $n^{\text {th }}$ turn in the receiving coil.
$N$ is the number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM2280 and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 14.

## APPLICATIONS INFORMATION



Figure 14. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V . This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM2280 transformers. Figure 15 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM2280 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component could potentially be a concern. For the 1 MHz example noted, one would have to place a 0.2 kA current 5 mm away from the ADuM2280 to affect component operation.


Figure 15. Maximum Allowable Current for Various Current to ADuM2280 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of
succeeding circuitry. Take care to avoid PCB structures that form loops.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM228x isolators is a function of the supply voltage, the data rate of the channel, and the output load of the channel.
For each input channel, the supply current is given by
$\begin{array}{lr}I_{D D I}=I_{D D(Q)} & f \leq 0.5 f_{r} \\ I_{D D I}=I_{D D(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & f>0.5 f_{r}\end{array}$
For each output channel, the supply current is given by
$\begin{array}{rl}I_{D D O}=I_{D D O(Q)} & f \leq 0.5 f_{r} \\ I_{D D O}=\left(I_{D D O(D)}+\left(0.5 \times 10^{-3}\right) \times C_{L} \times V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\ f & f 0.5 f_{r}\end{array}$
where:
$I_{D D(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance (pF).
$V_{D D O}$ is the output supply voltage (V).
$f$ is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.
$f_{r}$ is the input stage refresh rate (Mbps) $=1 / \mathrm{T}_{\mathrm{r}}(\mu \mathrm{s})$.
$I_{D D(Q),} I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).
To calculate the total $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $V_{D D 1}$ and $V_{D D 2}$ are calculated and totaled. Figure 6 and Figure 7 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 show the total $\mathrm{V}_{D D 1}$ and $\mathrm{V}_{\mathrm{DD2}}$ supply current as a function of data rate for the ADuM2280/ADuM2285 and ADuM2281/ADuM2286 channel configurations.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM228x.
Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 19 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition

## APPLICATIONS INFORMATION

and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.
The insulation lifetime of the ADuM228x depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 16, Figure 17, and Figure 18 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.
In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. The working voltages listed in Table 19 can be applied while maintaining the 50 -year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any cross-insulation voltage waveform that does not conform to Figure 17 or Figure 18 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50 -year lifetime voltage value listed in Table 19.
Note that the voltage presented in Figure 17 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .

## RATED PEAK VOLTAGE



Figure 16. Bipolar AC Waveform
RATED PEAK VOLTAGE


Figure 17. Unipolar AC Waveform
RATED PEAK VOLTAGE


Figure 18. DC Waveform

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AC
Figure 19. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC] Wide Body
(RI-16-2)
Dimensions shown in millimeters
Updated: June 07, 2023

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Packing Quantity | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| ADUM2280ARIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2280ARIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2280BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2280BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2280CRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2280CRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2281ARIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2281ARIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2281BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2281BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2281CRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | RI-16-2 |
| ADUM2281CRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2285ARIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2285ARIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | R-16-2 |
| ADUM2285BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2285CRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2285CRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2286ARIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | RI-16-2 |
| ADUM2286ARIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2286BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2286BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |
| ADUM2286CRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) |  | R-16-2 |
| ADUM2286CRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC (Increased Creepage) | Reel, 1000 | RI-16-2 |

[^3]
[^0]:    1 Protected by U.S. Patents $5,952,849 ; 6,873,065 ; 6,903,578$; and $7,075,329$. Other patents are pending

[^1]:    1 This device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together and Pin 9 through Pin 16 are shorted together.
    2 Input capacitance is from any input data pin to ground.

[^2]:    ${ }^{1}$ See the DC Correctness and Magnetic Field Immunity section. All voltages are relative to their respective ground.

[^3]:    1 Z = RoHS Compliant Part.

