











AMC1204, AMC1204B

SBAS512E -APRIL 2011-REVISED SEPTEMBER 2015

AMC1204 20-MHz, Second-Order, Isolated Delta-Sigma Modulator for Current-Shunt Measurement

1 Features

- ±250-mV Input Voltage Range Optimized for Shunt Resistors
- · Certified Digital Isolation:
 - CSA, VDE V 0884-10, and UL1577 Approved
 - Isolation Voltage: 4250 V_{PFAK} (AMC1204B)
 - Working Voltage: 1200 V_{PEAK}Transient Immunity: 15 kV/µs
- Long Isolation Barrier Lifetime (see Application Report SLLA197)
- High Electromagnetic Field Immunity (see Application Note SLLA181A)
- · Outstanding AC Performance:
 - SNR: 84 dB (Minimum)
 - THD: –80 dB (Maximum)
- Excellent DC Precision:
 - INL: ±8LSB (Maximum)
 - Gain Error: ±2% (Maximum)
- External Clock Input for Easier Synchronization
- Fully Specified Over the Extended Industrial Temperature Range

2 Applications

- Shunt Resistor Based Current Sensing in:
 - Motor Control
 - Green Energy
 - Inverter Applications
 - Uninterruptible Power Supplies

3 Description

The AMC1204 and AMC1204B are 1-bit digital output, isolated delta-sigma ($\Delta\Sigma$) modulators that can be clocked at up to 20 MHz. The digital isolation of the modulator output is provided by a silicon dioxide (SiO₂) barrier that is highly resistant to magnetic interference. This barrier has been certified to provide basic galvanic isolation of up to 4000 V_{PEAK} (AMC1204) and 4250 V_{PEAK} (AMC1204B) according to UL1577, VDE V 0884-10, and CSA standards or specifications.

The AMC1204 and AMC1204B provide a single-chip solution for measuring the small signal of a shunt resistor across an isolated barrier. These types of resistors are typically used to sense currents in motor control inverters, green energy generation systems, and other industrial applications. The AMC1204 and AMC1204B differential inputs easily connect to the shunt resistor or other low-level signal sources. An internal reference eliminates the need for external components. When used with an appropriate external digital filter, an effective number of bits (ENOB) of 14 is achieved at a data rate of 78 kSPS.

A 5-V analog supply (AVDD) is used by the modulator while the isolated digital interface operates from a 3-V, 3.3-V, or 5-V supply (DVDD). The AMC1204 and AMC1204B are available in SOIC-16 (DW) and SOIC-8 (DWV) packages and are specified from -40°C to 105°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
AMC1204	SOIC (16)	10.30 mm × 7.50 mm		
	SOIC (8)	5.85 mm × 7.50 mm		

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		7.1 Overview	1
2	Applications 1		7.2 Functional Block Diagram	1
3	Description 1		7.3 Feature Description	1
4	Revision History2		7.4 Device Functional Modes	19
5	Pin Configurations4	8	Application and Implementation	20
6	Specifications5		8.1 Application Information	20
U	6.1 Absolute Maximum Ratings		8.2 Typical Application	22
	6.2 ESD Ratings	9	Power Supply Recommendations	2!
	6.3 Recommended Operating Conditions	10	Layout	26
	6.4 Thermal Information		10.1 Layout Guidelines	
	6.5 Electrical Characteristics 6		10.2 Layout Example	
	6.6 Timing Requirements 7	11	Device and Documentation Support	2
	6.7 Regulatory Information		11.1 Documentation Support	
	6.8 IEC Safety Limiting Values		11.2 Related Links	
	6.9 IEC 61000-4-5 Ratings 8		11.3 Community Resources	2
	6.10 IEC 60664-1 Ratings 8		11.4 Trademarks	2
	6.11 Isolation Characteristics		11.5 Electrostatic Discharge Caution	2
	6.12 Package Characteristics9		11.6 Glossary	2
	6.13 Typical Characteristics	12	Mechanical, Packaging, and Orderable	
7	Detailed Description		Information	2
-	=			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D	(December	r 2013) to	Revision E
-------------------------	-----------	------------	------------

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Changed first sub-bullet of Certified Digital Isolation Feature bullet: changed IEC60747-5-5 to VDE V 0884-10 1
•	Changed IEC60747-5-5 to VDE V 0884-10 in first paragraph of Description section
•	Changed Isolator to Package in title of Isolator Characteristics table
•	Changed IEC60747-5-5 to VDE V 0884-10 in first row of Regulatory Information table
•	Changed Isolator to Package in title of Isolator Characteristics table
•	Changed Isolator to Package in title of Isolator Characteristics table

Changes from Revision C (August 2012) to Revision D

Page

•	Deleted chip photo	1
•	Added DWV (SSO-8) package to document	1
	Changed IEC60747-5-2 to IEC60747-5-5 in first paragraph of Description section	
•	Changed last paragraph of Description section	1
•	Added DWV pin out drawing	4
•	Added DWV information to Pin Descriptions table	4
•	Added DWV package to Thermal Information table	5
•	Changed IEC60747-5-2 to IEC60747-5-5 in first row of Regulatory Information table	7
•	Added DWV package row to <i>L(I01)</i> and <i>L(I02)</i> parameters in Isolator Characteristics table	9

Submit Documentation Feedback


Copyright © 2011–2015, Texas Instruments Incorporated




Cł	nanges from Revision B (August 2011) to Revision C	Page
•	Changed Certified digital isolation, isolation voltage Feature bullet	1
•	Added AMC1204B to document	1
•	Changed Description section to include AMC1204B	1
•	Changed package name from TSSOP to SO	4
•	Changed footnote 1 in Electrical Characteristics table	6
•	Changed Analog Inputs, V _{CM} parameter minimum specification and unit in <i>Electrical Characteristics</i> table	6
•	Changed Digital Output, C_{OUT} and C_{LOAD} parameters unit specifications in <i>Electrical Characteristics</i> table	<mark>7</mark>
•	Added AMC1204B values to Isolation Characteristics table	9
•	Changed AMC1204 V _{IOTM} t = 1s value in Isolation Characteristics table	9
•	Changed CTI minimum specification in Isolator Characteristics table	9
•	Updated Figure 51	24
•	Updated Figure 53	25
•	Updated Figure 54	26
Cł	nanges from Revision A (April 2011) to Revision B	Page
•	Changed value of V _{IOSM} parameter in IEC 61000-4-5 Ratings table	8



5 Pin Configurations





NC = no internal connection.

Pin Functions

PIN				
NAME NO.		I/O	DESCRIPTION	
INAIVIE	8 PINS	16 PINS		
AVDD	1	1	Power	High-side power supply
VINP	2	2	Analog input	Noninverting analog input
VINN	3	3	Analog input	Inverting analog input
AGND	4	4, 8 ⁽¹⁾	Power	High-side ground
DGND	5	9, 16	Power	Controller-side ground
DATA	6	11	Digital output	Modulator data output
CLKIN	7	13	Digital input	Modulator clock input
DVDD	8	14	Power	Controller-side power supply
NC	_	5-7, 10, 12, 15	_	No internal connection; can be tied to any potential or left unconnected

(1) Both pins are connected internally via a low-impedance path; thus, only one of the pins must be tied to the ground plane.



6 Specifications

6.1 Absolute Maximum Ratings

Over the operating ambient temperature range, unless otherwise noted. (1)

	MIN	MAX	UNIT
Supply voltage, AVDD to AGND or DVDD to DGND	-0.3	6	V
Analog input voltage at VINP, VINN	AGND - 0.5	AVDD + 0.5	V
Digital input voltage at CLKIN	DGND - 0.3	DVDD + 0.3	V
Input current to any pin except supply pins	-10	10	mA
Maximum virtual junction temperature, T _J		150	°C
Operating ambient temperature, T _{OA}	-40	125	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the *Electrical Characteristics* is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per JEDEC standard 22, test method A114-C.01 ⁽¹⁾	±3000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC standard 22, test method C101 ⁽²⁾	±1500	V
		Machine model (MM), per JEDEC standard 22, test method A115A	±200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _A	Operating ambient temperature	-40		105	°C
AVDD	High-side (analog) supply voltage	4.5	5	5.5	V
DVDD	Controller-side (digital) supply voltage	2.7	3.3	5.5	V

6.4 Thermal Information

			AMC1204, AMC1204B		
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	DWV (SOIC)	UNIT	
		16 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.5	106.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.3	53.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	50.2	60.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	11.5	18.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	41.2	58.9	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

All minimum/maximum specifications at $T_A = -40$ °C to 105 °C, AVDD = 4.5 V to 5.5 V, DVDD = 2.7 V to 5.5 V, VINP = -250 mV to 250 mV, VINN = 0 V, and sinc³ filter with OSR = 256, unless otherwise noted.

Typical values are at $T_A = 25$ °C, AVDD = 5 V, and DVDD = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUTI	ION					
	Resolution		16			Bits
DC ACCUP	RACY					
INL	Integral linearity error ⁽¹⁾	$T_A = -40$ °C to 85°C	-8	±2	8	LSB
IINL	integral lineality error	$T_A = -40$ °C to 105°C	-16	±5	16	LSB
DNL	Differential nonlinearity		-1		1	LSB
Vos	Offset error ⁽²⁾		-1	±0.1	1	mV
TCV _{OS}	Offset error thermal drift		-3.5	±1	3.5	μV/°C
G _{ERR}	Gain error ⁽²⁾		-2%	±0.5%	2%	
TCG _{ERR}	Gain error thermal drift			±30		ppm/°C
PSRR	Power-supply rejection ratio			79		dB
ANALOG I	NPUTS					
FSR	Full-scale differential voltage input range	VINP – VINN		±320		mV
	Specified FSR		-250		250	mV
V _{CM}	Operating common-mode signal (3)		-160		AVDD	mV
Cı	Input capacitance to AGND	VINP or VINN		7		pF
C _{ID}	Differential input capacitance			3.5		pF
R _{ID}	Differential input resistance			12.5		kΩ
_		VINP - VINN = ±250 mV	-10		10	μA
I _{IL}	Input leakage current	VINP - VINN = ±320 mV	-50		50	μA
CMTI	Common-mode transient immunity		15			kV/µs
	•	V _{IN} from 0 V to 5 V at 0 Hz		108		dB
CMRR	MRR Common-mode rejection ratio	V _{IN} from 0 V to 5 V at 100 kHz		114		dB
EXTERNAI	L CLOCK					
t _{CLKIN}	Clock period		45.5	50	200	ns
f _{CLKIN}	Input clock frequency		5	20	22	MHz
_		5 MHz ≤ f _{CLKIN} < 20 MHz	40%	50%	60%	
Duty _{CLKIN}	Duty cycle	20 MHz ≤ f _{CLKIN} ≤ 22 MHz	45%	50%	55%	
AC ACCUE	RACY					
		$f_{IN} = 1 \text{kHz}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	78	87		dB
SINAD	Signal-to-noise + distortion	f _{IN} = 1kHz, T _A = -40°C to 105°C	70	87		dB
		f _{IN} = 1kHz, T _A = -40°C to 85°C	84	88		dB
SNR	Signal-to-noise ratio	f _{IN} = 1kHz, T _A = -40°C to 105°C	83	88		dB
		f _{IN} = 1kHz, T _A = -40°C to 85°C		-96	-80	dB
THD	Total harmonic distortion	$f_{IN} = 1 \text{kHz}, T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}$		-96	-70	dB
		f _{IN} = 1kHz, T _A = -40°C to 85°C	82	96		dB
SFDR	Spurious-free dynamic range	$f_{IN} = 1 \text{kHz}, T_A = -40 ^{\circ}\text{C to } 105 ^{\circ}\text{C}$	72	96		dB
DIGITAL IN	NPUTS ⁽³⁾	37 7 8 7 7 7 7 7 7				· · · · · · · · · · · · · · · · · · ·
I _{IN}	Input current	V _{IN} = DVDD to DGND	-10		10	μA
C _{IN}	Input capacitance	iiv = 5.1.5		5		pF
CMOS logi			CMOS w	ith Schmitt-trig	ger	r.
V _{IH}	High-level input voltage	DVDD = 4.5V to 5.5V	0.7DVDD		DVDD + 0.3	V
V _{IL}	Low-level input voltage	DVDD = 4.5V to 5.5V	-0.3		0.3DVDD	V
	ogic family	3.00 - 1.00 10 0.00		VCMOS	0.05 (55	· ·
_+0.400	High-level input voltage	DVDD = 2.7 V to 3.6 V	2		DVDD + 0.3	V

⁽¹⁾ Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified 500-mV input range.

⁽²⁾ Maximum values, including temperature drift, are ensured over the full specified temperature range.

⁽³⁾ Ensured by design.



Electrical Characteristics (continued)

All minimum/maximum specifications at $T_A = -40$ °C to 105 °C, AVDD = 4.5 V to 5.5 V, DVDD = 2.7 V to 5.5 V, VINP = -250 mV to 250 mV, VINN = 0 V, and sinc³ filter with OSR = 256, unless otherwise noted.

Typical values are a	at $T_{\Lambda} = 25^{\circ}C$	AVDD = 5 V	and DVDD = 3.3 V .
i ypiodi valuos die t	<i>λ</i> ι ι Δ — 2 0 0,	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL}	Low-level input voltage	DVDD = 2.7 V to 3.6 V	-0.3		0.8	V
DIGITAL	OUTPUTS ⁽³⁾				<u> </u>	
C _{OUT}	Output capacitance			5		pF
C _{LOAD}	Load capacitance				30	pF
CMOS Id	ogic family			CMOS		
V _{OH}	High-level output voltage	DVDD = 4.5 V, $I_{OH} = -100 \mu A$	4.4			V
V _{OL}	Low-level output voltage	DVDD = 4.5 V, I _{OL} = 100 μA			0.5	V
LVCMOS	S logic family			LVCMOS		
		I _{OH} = 20 μA	DVDD - 0.1			V
V_{OH}	High-level output voltage	I _{OH} = −4 mA, 2.7 V ≤ DVDD ≤ 3.6 V	DVDD - 0.4			V
		$I_{OH} = -4 \text{ mA},$ 4.5 V \le DVDD \le 5.5 V	DVDD - 0.8			V
.,		I _{OL} = 20 μA			0.1	V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA			0.4	V
POWER	SUPPLY	•				
AVDD	High-side supply voltage		4.5	5	5.5	V
DVDD	Controller-side supply voltage		2.7	3.3	5.5	V
I _{AVDD}	High-side supply current	4.5 V ≤ AVDD ≤ 5.5 V		11	16	mA
	Controller side ournly surrent	2.7 V ≤ DVDD ≤ 3.6 V		2	4	mA
I _{DVDD}	Controller-side supply current	4.5V ≤ DVDD ≤ 5.5 V		2.8	5	mA
P _D	Power dissipation	AVDD = 5.5 V, DVDD = 3.6 V		61.6	102.4	mW

6.6 Timing Requirements

Over recommended ranges of supply voltage and operating free-air temperature, unless otherwise noted. (See Figure 1)

		MIN	NOM	MAX	UNIT
t _{CLK}	CLKIN clock period	45.5	50	200	ns
t _{HIGH}	CLKIN clock high time	20	25	120	ns
t_{LOW}	CLKIN clock low time	20	25	120	ns
t_D	Delayed falling edge of CLKIN to DATA valid	2		15	ns




Figure 1. Modulator Output Timing

6.7 Regulatory Information

VDE/IEC	CSA	UL
Certified according to VDE V 0884-10	Approved under CSA component acceptance notice	Recognized under 1577 component recognition program
Certificate number: 40016131	File number: 2350550	File number: E181974

Product Folder Links: AMC1204 AMC1204B



6.8 IEC Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O circuitry can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures. The safety-limiting constraint is the operating virtual junction temperature range specified in the *Absolute Maximum Ratings* table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determine the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed in the JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages* and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	$\theta_{JA} = 78.5^{\circ}\text{C/W}, V_{I} = 5.5 \text{ V},$ $T_{J} = 150^{\circ}\text{C}, T_{A} = 25^{\circ}\text{C}$			10	mA
T_C	Maximum case temperature	_			150	°C

6.9 IEC 61000-4-5 Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
V_{IOSM}	Surge immunity	1.2/50-µs voltage surge and 8/20-µs current surge	±6000	V

6.10 IEC 60664-1 Ratings

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	=
	Rated mains voltage ≤ 150V _{RMS}	I-IV
la stallation alongification	Rated mains voltage < 300V _{RMS}	I-IV
Installation classification	Rated mains voltage < 400V _{RMS}	I-III
	Rated mains voltage < 600V _{RMS}	I-III

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



6.11 Isolation Characteristics

	PARAMETER	TEST CONDITIONS	AMC1204	AMC1204B	UNIT
V_{IORM}	Maximum working insulation voltage		1200	1200	V_{PEAK}
V _{PD(t)}	Partial discharge test voltage	t = 1 s (100% production test), partial discharge < 5 pC	2250	2250	V_{PEAK}
.,	Transient overvoltage	t = 60 s (qualification test)	4000	4250	V _{PEAK}
V_{IOTM}		t = 1 s (100% production test)	4800	5100	V_{PEAK}
R _S	Isolation resistance	V _{IO} = 500 V at T _S	> 10 ⁹	> 10 ⁹	Ω
PD	Pollution degree		2	2	Degrees

6.12 Package Characteristics

0.12	Fackage Characteristics									
	PARAMETER	TEST CONDITI	TEST CONDITIONS ⁽¹⁾				UNIT			
1 (104)	Minimum oir gan (alaaranaa)	Shortest terminal to terminal DWV package		8			mm			
L(I01)	Minimum air gap (clearance)	distance through air	DW package	7.9			mm			
	Minimum external tracking	Shortest terminal to terminal	DWV package	8			mm			
L(102)	(creepage)	distance across the package surface	DW package	7.9			mm			
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 part	1	> 400			V			
	Minimum internal gap (internal clearance)	Distance through the insulation		0.014			mm			
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all the barrier tied together to crea device, T_A < 85°C		> 10 ¹²		Ω				
		Input to output, $V_{IO} = 500 \text{ V}$, $100^{\circ}\text{C} \le T_A < T_A \text{ max}$		> 10 ¹¹		Ω				
C _{IO}	Barrier capacitance input to output	$V_I = 0.8 V_{PP}$ at 1 MHz			1.2		pF			
C_{I}	Input capacitance to ground	$V_I = 0.8 V_{PP}$ at 1 MHz			3		pF			


⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of a specific application. Care should be taken to maintain the creepage and clearance distance of the board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal according to the measurement techniques shown in the *TI Isolation Glossary*. Techniques such as inserting grooves, ribs, or both on the PCB are used to help increase these specifications.

Product Folder Links: AMC1204 AMC1204B




6.13 Typical Characteristics

At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and $sinc^3$ filter with OSR = 256, unless otherwise noted.






At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and $sinc^3$ filter with OSR = 256, unless otherwise noted.






At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and sinc³ filter with OSR = 256, unless otherwise noted.





At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and sinc³ filter with OSR = 256, unless otherwise noted.







Figure 20. Total Harmonic Distortion vs Analog Supply Voltage

Figure 21. Total Harmonic Distortion vs Temperature






Figure 22. Total Harmonic Distortion vs Input Signal Frequency

Figure 23. Total Harmonic Distortion vs Input Signal Amplitude




Figure 24. Total Harmonic Distortion vs Clock Frequency





Figure 25. Total Harmonic Distortion vs Clock Duty Cycle



At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and sinc³ filter with OSR = 256, unless otherwise noted.







Figure 26. Spurious-Free Dynamic Range vs Analog Supply Voltage

Figure 27. Spurious-Free Dynamic Range vs Temperature







Figure 28. Spurious-Free Dynamic Range vs Input Signal Frequency

Figure 29. Spurious-Free Dynamic Range vs Input Signal Amplitude







Figure 30. Spurious-Free Dynamic Range vs Clock Frequency

Figure 31. Spurious-Free Dynamic Range vs Clock Duty Cycle




At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and $sinc^3$ filter with OSR = 256, unless otherwise noted.





At AVDD = 5 V, DVDD = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and $sinc^3$ filter with OSR = 256, unless otherwise noted.





Detailed Description

Overview

The AMC1204 and AMC1204B are single-channel, second-order, delta-sigma ($\Delta\Sigma$) modulators designed for medium- to high-resolution analog-to-digital conversions. The isolated output of the converter (DATA) provides a stream of digital ones and zeros accurately representing the analog input voltage over time. The time average of this serial output is proportional to the analog input voltage.

Functional Block Diagram shows a detailed block diagram of the AMC1204 and AMC1204B. The analog input range is tailored to directly accommodate the voltage drop across a shunt resistor used for current sensing. The SiO₂-based capacitive isolation barrier supports a high level of magnetic field immunity as described in the application report ISO72x Digital Isolator Magnetic-Field Immunity (SLLA181A). The external clock input simplifies the synchronization of multiple current sense channels on system level. The extended frequency range of up to 20 MHz supports higher performance levels compared to the other solutions available on the market.

7.2 Functional Block Diagram




Figure 41. Detailed Block Diagram

7.3 Feature Description

7.3.1 Analog Input

The differential analog input of the AMC1204 and AMC1204B is implemented with a switched-capacitor circuit.

The AMC1204 and AMC1204B measure the differential input signal $V_{IN} = (VINP - VINN)$ against the internal reference of 2.5 V using internal capacitors that are continuously charged and discharged. Figure 42 shows the simplified schematic of the AMC1204 and AMC1204B input circuitry; the right side of Figure 42 illustrates the input circuitry with the capacitors and switches replaced by an equivalent circuit.

In Figure 42, the S₁ switches close during the input sampling phase. With the S₁ switches closed, C_{DIFF} charges to the voltage difference across VINP and VINN. For the discharge phase, both S₁ switches open first and then both S₂ switches close. C_{DIFF} discharges approximately to AGND + 0.8 V during this phase. This two-phase sample/discharge cycle repeats with a period of $t_{CLKIN} = 1/f_{CLKIN}$. f_{CLKIN} is the operating frequency of the modulator. The capacitors C_{IP} and C_{IN} are of parasitic nature and caused by bonding wires and the internal ESD protection structure.

Copyright © 2011-2015, Texas Instruments Incorporated Submit Documentation Feedback



Feature Description (continued)




Figure 42. Equivalent Analog Input Circuit

There are two restrictions on the analog input signals VINP and VINN. First, if the input voltage exceeds the range AGND - 0.5 V to AVDD + 0.3 V, the input current must be limited to 10 mA because the input protection diodes on the front end of the converter begin to turn on. In addition, the linearity and the noise performance of the device are ensured only when the differential analog input voltage remains within $\pm 250 \text{ mV}$.

7.3.2 Modulator

The modulator topology of the AMC1204 and AMC1204B is fundamentally a second-order, switched-capacitor, $\Delta\Sigma$ modulator, such as the one conceptualized in Figure 43. The analog input voltage $(X_{(t)})$ and the output of the 1-bit digital-to-analog converter (DAC) are differentiated, providing an analog voltage (X_2) at the input of the first integrator or modulator stage. The output of the first integrator is further differentiated with the DAC output; the resulting voltage (X_3) feeds the input of the second integrator stage. When the value of the integrated signal (X_4) at the output of the second stage equals the comparator reference voltage, the output of the comparator switches from high to low, or vice versa, depending on its previous state. In this case, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage (X_6) , causing the integrators to progress in the opposite direction, while forcing the value of the integrator output to track the average of the input.




Figure 43. Block Diagram Of A Second-Order Modulator

The modulator shifts the quantization noise to high frequencies, as shown in Figure 44; therefore, a low-pass digital filter should be used at the output of the device to increase the overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). A digital signal processor (DSP), microcontroller (μ C), or field programmable gate array (FPGA) can be used to implement the filter.



Feature Description (continued)

TI's microcontroller family TMS320F28x7x offers a suitable programmable, hardwired filter structure termed a sigma-delta filter module (SDFM) optimized for usage with the AMC1204, AMC1304 and AMC1305 devices. Also, the SD24_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sinc-filters, thus offering a system-level solution for multichannel isolated current sensing. Another option is to use a suitable application-specific device such as the AMC1210, a four-channel digital sinc-filter.




Figure 44. Quantization Noise Shaping

7.3.3 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time and low 50% of the time. A differential input of 250 mV produces a stream of ones and zeros that are high 89.06% of the time. A differential input of –250 mV produces a stream of ones and zeros that are high 10.94% of the time. This is also the specified linear input range of the modulator with the performance as specified in this data sheet. The range between 250 mV and 320 mV (absolute values) is the non-linear range of the modulator. The output of the modulator clips with a stream of only zeros with an input less than or equal to –320 mV or with a stream of only ones with an input greater than or equal to 320 mV. The input voltage versus the output modulator signal is shown in Figure 45.

The system clock of the AMC1204 and AMC1204B is typically 20 MHz and is provided externally at the CLKIN pin. The data are synchronously provided at 20 MHz at the DATA output pin. The data are changing at the falling edge of CLKIN; for more details see the *Timing Requirements* section.




Figure 45. Analog Input Versus Amc1204 Modulator Output

7.4 Device Functional Modes

The AMC1204 is operational when the power supplies AVDD and DVDD are applied as specified in the *Recommended Operating Conditions* section.

The AMC1204 has no additional functional modes.

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Digital Filter Usage

The modulator generates a bit stream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, built with minimal effort and hardware, is a sinc³-type filter, as shown in Equation 1:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{S}$$
 (1)

This filter provides the best output performance at the lowest hardware size (count of digital gates). For an oversampling rate (OSR) in the range of 16 to 256, this filter is a good choice. All the characterization in this document is also done with a sinc³ filter with OSR = 256 and an output word width of 16 bits.

In a sinc³ filter response (shown in Figure 46 and Figure 47), the location of the first notch occurs at the frequency of output data rate $f_{DATA} = f_{CLK}/OSR$. The -3-dB point is located at half the Nyquist frequency or f_{DATA}/4. For some applications, it may be necessary to use another filter type with different frequency response. Performance can be improved, for example, by using a cascaded filter structure. The first decimation stage could be built of a sinc³ filter with a low OSR and the second stage using a high-order filter.




Figure 46. Frequency Response Of The Sinc³ Filter




Figure 47. Pole Response Of The Sinc³ Filter

The effective number of bits (ENOB) is often used to compare the performance of ADCs and $\Delta\Sigma$ modulators. Figure 49 illustrates the ENOB of the AMC1204 and AMC1204B with different oversampling ratios. In this data sheet, this number is calculated from SNR using Equation 2:

$$SNR = 1.76dB + 6.02dB \times ENOB$$
 (2)

An example code for an implementation of a sinc³ filter in an FPGA follows. For more information, see the application note, Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications, (SBAA094), available for download at www.ti.com.



Application Information (continued)

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity FLT is
  port(RESN, MOUT, MCLK, CNR : in std_logic;
       CN5 : out std_logic_vector(23 downto 0));
architecture RTL of FLT is
  signal DNO, DN1, DN3, DN5 : std_logic_vector(23 downto 0);
  signal CN1, CN2, CN3, CN4 : std_logic_vector(23 downto 0);
  signal DELTA1 : std_logic_vector(23 downto 0);
begin
process(MCLK, RESn)
  begin
    if RESn = '0' then
      DELTA1 <= (others => '0');
    elsif MCLK'event and MCLK = '1' then
      if MOUT = '1' then
        DELTA1 <= DELTA1 + 1;
      end if;
    end if;
  end process;
process(RESN, MCLK)
  begin
    if RESN = '0' then
      CN1 <= (others => '0');
      CN2 <= (others => '0');
    elsif MCLK'event and MCLK = '1' then
      CN1 <= CN1 + DELTA1;
      CN2 <= CN2 + CN1;
    end if;
  end process;
process(RESN, CNR)
  begin
    if RESN = '0' then
      DN0 <= (others => '0');
      DN1 <= (others => '0');
      DN3 <= (others => '0');
      DN5 <= (others => '0');
    elsif CNR'event and CNR = '1' then
      DN0 <= CN2;
      DN1 <= DN0;
      DN3 <= CN3;
      DN5 <= CN4;
    end if;
  end process;
CN3 <= DN0 - DN1;
CN4 <= CN3 - DN3;
CN5 <= CN4 - DN5;
end RTL;
```



8.2 Typical Application

8.2.1 Frequency Inverter Application

Because of their high AC and DC performance, isolated $\Delta\Sigma$ modulators are being widely used in new generation frequency inverter designs. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), electrical and hybrid vehicles, and other industrial applications. The input structure of the AMC1204 is optimized for use with low-impedance shunt resistors and is therefore tailored for isolated current sensing using shunts.




Figure 48. AMC1204 in a Frequency Inverter Application

8.2.1.1 Design Requirements

Figure 48 shows a diagram of the AMC1204 in a typical frequency inverter. When the inverter stage is part of a motor drive system, measurement of the motor phase current is done via the shunt resistors (R_{SHUNT}). Depending on the system design, either all three or only two phase currents are sensed.

In this example, an additional AMC1204 is used for isolated sensing of the DC link voltage. This high DC link voltage is reduced using a high-impedance resistive divider before being sensed by the AMC1204 across a smaller resistor. It is important to consider that the value of the resistor in the voltage divider can potentially degrade the performance of the measurement. Such phenomenon is described in the Isolated Voltage Sensing section.

8.2.1.2 Detailed Design Procedure

For modulator output bit-stream filtering, TI recommends a device from TI's TMS320F28x7x family of MCUs. This family supports up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one fast response path for overcurrent detection.




Typical Application (continued)

8.2.1.3 Application Curves

In motor control applications, a very fast response time for overcurrent detection is required. The time for fully settling the filter in case of a step-signal at the input of the modulator depends on its order; that is, a sinc³ filter requires three data updates for full settling (with $f_{DATA} = f_{CLK} / OSR$). Therefore, for overcurrent protection, filter types other than sinc³ might be better choices. An alternative is, for example, the sinc² filter. Figure 50 compares the settling times of different filter orders.

Sincfast is a modified sinc² filter whose transfer function follows Equation 3.

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{2} (1 + z^{-2OSR})$$
(3)



In the case of a continuous signal fed into a sinc filter, the time delay for such signal corresponds to half of the settling time shown in Figure 50.



Typical Application (continued)

8.2.2 Example of a Resolver-Based Motor Control Analog Front End

Figure 51 shows an example of two AMC1204 and AMC1204B devices and one ADS1209 (a dual-channel, 10-MHz, non-isolated modulator) connected to an AMC1210, building the entire analog front end of a resolver-based motor control application.

For detailed information on the ADS1209 and AMC1210, visit the respective device product folders at www.ti.com.




Figure 51. Example of a Resolver-Based Motor Control Analog Front End Schematic

8.2.3 Isolated Voltage Sensing

The AMC1204 is optimized for current-sensing applications using low-impedance shunts. However, the device can also be used in isolated voltage-sensing applications if the impact of the (usually higher) impedance of the resistor used in this case is considered. Figure 52 shows a simplified circuit typically used in high-voltage sensing applications.




Figure 52. Voltage Measurement Application



Typical Application (continued)

8.2.3.1 Design Requirements


In such applications, a resistor divider (R_1 and R_2) is used to match the relatively small input voltage range of the AMC device. R_2 and the input resistance R_{IN} of the AMC1204 also create a resistor divider resulting in additional gain error. With the assumption that R_1 and R_{IN} have a considerably higher value than R_2 , use Equation 4 to estimate the resulting total gain error.

$$G_{ERRTOT} = G_{ERR} + \frac{R_2}{R_{IN}}$$

where

9 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply (AVDD) for the AMC1204 and AMC1204B is derived from the power supply of the upper gate driver. For lowest cost, a Zener diode can be used to limit the voltage to 5 V $\pm 10\%$. TI recommends a decoupling capacitor of 0.1 μ F for filtering this power-supply path. This capacitor (C₁ in Figure 53) should be placed as close as possible to the AVDD pin for best performance. If better filtering is required, an additional 1- μ F to 10- μ F capacitor can be used. The floating ground reference AGND is derived from the end of the shunt resistor, which is connected to the negative input (VINN) of the AMC1204 and AMC1204B. If a four-terminal shunt is used, the inputs of AMC1204 and AMC1204B are connected to the inner leads, while AGND is connected to one of the outer leads of the shunt. Both digital signals, CLKIN and DATA, can be directly connected to a digital filter.



(1) Place C₁ close to the AMC1204 and AMC1204B.

Figure 53. Zener-Diode-Based High-Side Power Supply

For better performance, the differential input signal is filtered using RC filters (components R_2 , R_3 , and C_2). Optionally, C_3 and C_4 can be used to reduce charge dumping from the inputs. In this case, care should be taken when choosing the quality of these capacitors: any mismatch in the capacitor values can cause a common-mode error at the input of the modulator.



10 Layout

10.1 Layout Guidelines

- Place the decoupling capacitors for AVDD and DVDD as close as possible to the AMC1204.
- Ensure that the traces that connect the shunt resistor to the RC filter on the VINP terminal are symmetrical to and have the same length as the traces connecting to the VINN terminal.
- The top and bottom PCB layers underneath the AMC1204 must be kept free of any conductive materials in order to comply with the creepage and clearance distances shown in the *Package Characteristics* section.

10.2 Layout Example

Figure 54 shows the recommended layout and placement of the decoupling capacitors and other components required by the AMC1204 and AMC1204B.




Figure 54. Recommended Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- ISO72x Digital Isolator Magnetic-Field Immunity, SLLA181
- Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications, SBAA094
- Isolation Glossary, SLLA353

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
AMC1204	Click here	Click here	Click here	Click here	Click here
AMC1204B	AMC1204B Click here		Click here	Click here	Click here

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2015, Texas Instruments Incorporated





14-Jan-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1204BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1204B	Samples
AMC1204BDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1204B	Samples
AMC1204BDWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	AMC1204B	Samples
AMC1204BDWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	AMC1204B	Samples
AMC1204DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1204	Samples
AMC1204DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1204	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

14-Jan-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC1204:

Automotive: AMC1204-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1204BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
AMC1204BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1204DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


www.ti.com 4-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
AMC1204BDWR	SOIC	DW	16	2000	367.0	367.0	38.0	
AMC1204BDWVR	SOIC	DWV	8	1000	367.0	367.0	38.0	
AMC1204DWR	SOIC	DW	16	2000	367.0	367.0	38.0	






NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.