



### **General Description**

The AOZ1342 power-distribution switches is intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. This device incorporates N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

The AOZ1342 offers 1.5 A of maximum continuous current.

The AOZ1342 is available in an Exposed Pad SO-8 package and is rated over a -40 °C to +85 °C ambient temperature range.

### Features


- Typical 70 mΩ (NFET)
- 1.5 A maximum continuous current
- Two enable options: EN or EN
- Vin range: 2.7 V to 5.5 V
- Open Drain Fault Flag
- Fault Flag deglitched (blanking time)
- Thermal shutdown
- Reverse current blocking
- Exposed pad SO-8 package

### Applications

- Notebook Computers
- Desktop Computers



# **Typical Application**



## **Ordering Information**


	Maximum Continuous Current		Typical Short-circuit Current Limit		Enable		Output				
Part Number	Channel 1			Setting	Package	Discharge	Environmental				
AOZ1341AI					Active Low	SO-8					
AOZ1341EI	1 A	1A	1.5 A	1.5 A	Active Low	EPAD MSOP-8					
AOZ1341AI-1		IA	1.5 A	1.5 A	Active High	SO-8					
AOZ1341EI-1					Active High	EPAD MSOP-8					
AOZ1342PI	15.0	1 5 4	1.5A	2 A	2 A	Active Low	EPAD SO-8				
AOZ1342PI-1	1.5 A	I.SA	2 A	2 A	Active High	EPAD SO-8					
AOZ1343AI*								Active Low	SO-8	No	Green Product RoHS Compliant
AOZ1343EI*	1.5 A	0.54		0.75 A	ACLIVE LOW	EPAD MSOP-8					
AOZ1343AI-1*	1.5 A	0.5A	2 A		Active Llich	SO-8					
AOZ1343EI-1*					Active High	EPAD MSOP-8					
AOZ1312AI-1	1 5 4	Nana	2 A	Nana	Active Lligh	SO-8					
AOZ1312EI-1	1.5 A	None	ZA	None	Active High	EPAD MSOP-8					
AOZ1310CI-1	0.5 A	None	0.75 A	None	Active High	SOT23-5					

\*Contact factory for availability

AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

Green Please visit www.aosmd.com/web/quality/rohs\_compliant.jsp for additional information.

# **Pin Configuration**



## **Pin Description**

Pin Name	Pin Number	Pin Function
GND	1	Ground
IN	2	Input voltage
EN1/EN1	3	Enable input, logic high/logic low turns on power switch IN-OUT1
EN2/EN2	4	Enable input, logic high/logic low turns on power switch IN-OUT2
OC2	5	Overcurrent, open-drain output, active low, IN-OUT1
OUT2	6	Power-switch output, IN-OUT1
OUT1	7	Power-switch output, IN-OUT2
OC1	8	Overcurrent, open-drain output, active low, IN-OUT2



### Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
Input Voltage (V <sub>IN</sub> )	6 V
Enable Voltage (V <sub>EN</sub> )	6 V
Storage Temperature (T <sub>S</sub> )	-55 °C to +150 °C
Maximum Continuous Current	1.5 A
ESD Rating <sup>(1)</sup>	2 kV

Note:

1. Devices are inherently ESD sensitive, handling precautions are required. Human body model is a 100 pF capacitor discharging through a 1.5 k $\Omega$  resistor.

### **Electrical Characteristics**

 $T_A = 25 \text{ °C}$ ,  $V_{IN} = V_{EN} = 5.5 \text{ V}$ , unless otherwise specified.

### **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the Recommended Operating Conditions.

Parameter	Rating
Input Voltage (V <sub>IN</sub> )	+2.7 V to +5.5 V
Junction Temperature (T <sub>J</sub> )	-40 °C to +125 °C
Package Thermal Resistance	
Exposed Pad SO-8 ( $\Theta_{JA}$ )	45 °C/W

Symbol	Parameter	Conditio	Min.	Тур.	Max.	Units	
POWER S	WITCH	<u>I</u>			1		
R <sub>DS(ON)</sub>	Switch On-Resistance	$V_{\rm IN}$ = 2.7 V to 5 V, I <sub>O</sub> = 0.5 A/1	.5 A		70	135	mΩ
t <sub>r</sub>	Rise Time, Output	V <sub>IN</sub> = 5.5 V	$C_L$ = 1 $\mu$ F, $R_L$ = 5 $\Omega$		0.6	1.5	ms
		V <sub>IN</sub> = 2.7 V			0.4	1	
t <sub>f</sub>	Fall time, Output	V <sub>IN</sub> = 5.5 V		0.05		0.5	ms
		V <sub>IN</sub> = 2.7 V		0.05		0.5	
	FET Leakage Current	$ \begin{array}{l} \text{Out connect to ground,} \\ 2.7 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V,} \\ \text{V}_{(\overline{\text{ENx}})} = \text{V}_{\text{IN}} \text{ or } \text{V}_{(\text{ENx})} = 0 \text{ V} \end{array} \right. \label{eq:constraint} \begin{array}{l} -40 \ ^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125 \ ^{\circ}\text{C}^{(2)} \\ \text{equation} \\ equation$			1		μA
ENABLE I	NPUT EN OR EN						
V <sub>IH</sub>	High-level Input Voltage	$2.7 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$	2.0			V	
V <sub>IL</sub>	Low-level Input Voltage	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V			0.8	V	
I <sub>I</sub>	Input Current		-0.5		0.5	μA	
t <sub>on</sub>	Turn-on Time	$C_L$ = 100 $\mu$ F, $R_L$ = 5 $\Omega$			3	ms	
t <sub>off</sub>	Turn-off Time	$C_L$ = 100 $\mu$ F, $R_L$ = 5 $\Omega$				10	
CURRENT	LIMIT				•		•
I <sub>OS</sub>	Short-circuit Output Current (per Channel)	V <sub>(IN)</sub> = 2.7 V to 5.5 V, OUT con device enable into short-circui		1.6	2.0	2.4	A
I <sub>OC_TRIP</sub>	Overcurrent Trip Threshold (per Channel)	V <sub>(IN)</sub> = 5 V, current ramp (≤ 10 Channel 1 or 2	0 A/s) on OUT,	1.6	2.2	2.5	A
SUPPLY C	URRENT						
	Supply Current, Low-level	No load on OUT,	T <sub>J</sub> = 25°C		0.5	1	μA
Output		$\begin{array}{l} 2.7 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}, \\ \text{V}_{(\overline{\text{ENx}})} = \text{V}_{\text{IN}} \text{ or } \text{V}_{(\text{ENx})} = 0 \text{ V} \end{array}$	$-40 \ ^{\circ}C \le T_{J} \le 125 \ ^{\circ}C^{(2)}$		0.5	5	
	Supply current, High-level	No load on OUT,	T <sub>J</sub> = 25 °C		65	81	μA
	Output	$V_{(\overline{ENx})} = 0 V \text{ or } V_{(ENx)} = 5.5 V$	$-40 \ ^{\circ}C \le T_{J} \le 125 \ ^{\circ}C^{(2)}$		65	90	
	Reverse Leakage Current	$V_{(OUTx)} = 5.5 V$ , IN = ground			0.2		μA

### Electrical Characteristics (Continued)

 $T_{A}$  = 25 °C,  $V_{IN}$  =  $V_{EN}$  = 5.5 V, unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
UNDERVO	LTAGE LOCKOUT					
	Low-level voltage, IN		2.0		2.5	V
	Hysteresis, IN			200		mV
OVERCUR	RENT OC1 AND OC2					
	Output Low Voltage V <sub>OL(OCx)</sub>	$I_{O(OCx)} = 5 \text{ mA}$			0.4	V
	Off-state Current	V <sub>O(OCx)</sub> = 5 V or 3.3 V			1	μA
	OC_L Deglitch	OCx assertion or deassertion	4	8	15	ms
THERMAL	SHUTDOWN			•		
	Thermal Shutdown Threshold		135			°C
	Recovery from Thermal Shutdown		105			°C
	Hysteresis			30		°C

Note:


2. Parameters are guaranteed by design only and not production tested.





## **Functional Block Diagram**




## **Functional Characteristics**



















# **Typical Characteristics**









Figure 10. UVLO Threshold vs. Junction Temperature





## **Detailed Description**

The AOZ1342 family of power-distribution switches are intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. This device incorporates 70 m $\Omega$  N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

### **Thermal Shut-down Protection**

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OC) logic output low.

During current limit or short circuit conditions, the increasing power dissipation in the chip causes the die temperature to rise. When the die temperature reaches a certain level, the thermal shutdown circuitry will shutdown the device. The thermal shutdown will cycle repeatedly until the short circuit condition is resolved.

### **Applications Information**

#### **Input Capacitor Selection**

The input capacitor prevents large voltage transients from appearing at the input, and provides the instantaneous current needed each time the switch turns on and to also limit input voltage drop. The input capacitor also prevents high-frequency noise on the power line from passing through the output of the power side. The choice of input capacitor is based on its ripple current and voltage ratings rather than its capacitor value. The input capacitor should be located as close as possible to the VIN pin. A 0.1  $\mu$ F ceramic cap is recommended. However, a higher value capacitor will reduce the voltage drop at the input.

### **Output Capacitor Selection**

The output capacitor acts in a similar way. A small 0.1  $\mu$ F capacitor prevents high-frequency noise from going into the system. Also, the output capacitor has to supply enough current for the large load that it may encounter during system transients. This bulk capacitor must be large enough to supply a fast transient load in order to prevent the output from dropping.

#### **Power Dissipation Calculation**

Calculate the power dissipation for normal load condition using the following equation:

$$P_{\rm D} = R_{\rm ON} \times (I_{\rm OUT})^2$$

The worst case power dissipation occurs when the load current hits the current limit due to over-current or short circuit faults. The power dissipation under these conditions can be calculated using the following equation:

### $\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{LIMIT}}$

#### **Layout Guidelines**

Good PCB layout is important for improving the thermal and overall performance of AOZ1342. To optimize the switch response time to output short-circuit conditions, keep all traces as short as possible to reduce the effect of unwanted parasitic inductance. Place the input and output bypass capacitors as close as possible to the IN and OUT pins. The input and output PCB traces should be as wide as possible for the given PCB space. Use a ground plane to enhance the power dissipation capability of the device.



## **USB Power Distribution Application**








Figure 11. Typical Six-Port USB Host/Self-Powered Hub Applications Circuitry







#### **RECOMMENDED LAND PATTERN**



### **Dimensions in millimeters**

Dimensions in minimeters									
Symbols	Min.	Nom.	Max.						
A	1.40	1.55	1.70						
A1	0.00	0.05	0.10						
A2	1.40	1.50	1.60						
В	0.31	0.406	0.51						
С	0.17	—	0.25						
D	4.80	4.96	5.00						
D0	3.20	3.40	3.60						
D1	3.10	3.30	3.50						
E	5.80	6.00	6.20						
е		1.27	_						
E1	3.80	3.90	4.00						
E2	2.21	2.41	2.61						
E3	(	0.40 REF	-						
L	0.40	0.95	1.27						
У	_	—	0.10						
θ	0°	3°	8°						
L1–L1'		0.04	0.12						
L1		1.04 REF	-						

#### **Dimensions in inches**


AOZ1342

Symbols	Min.	Nom.	Max.		
A	0.055	0.061	0.067		
A1	0.000	0.002	0.004		
A2	0.055	0.059	0.063		
В	0.012	0.016	0.020		
С	0.007	_	0.010		
D	0.189	0.195	0.197		
D0	0.126	0.134	0.142		
D1	0.122	0.130	0.138		
E	0.228	0.236	0.244		
е	_	0.050	_		
E1	0.150	0.153	0.157		
E2	0.087	0.095	0.103		
E3	0	.016 RE	F		
L	0.016	0.037	0.050		
У	_	_	0.004		
θ	0°	3°	8°		
L1–L1'	—	0.002	0.005		
L1	0	.041 RE	F		

#### Notes:


- 1. Package body sizes exclude mold flash and gate burrs.
- 2. Dimension L is measured in gauge plane.
- 3. Tolerance 0.10mm unless otherwise specified.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.
- 5. Die pad exposure size is according to lead frame design.
- 6. Followed from JEDEC MS-012

# Tape and Reel Dimensions, Exposed Pad SO-8




Package	A0	B0	K0	D0	D1	Е	E1	E2	P0	P1	P2	т
SO-8	6.40	5.20	2.10	1.60	1.50	12.00	1.75	5.50	8.00	4.00	2.00	0.25
(12mm)	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10

Reel



Tape Size	Reel Size	М	Ν	w	W1	Н	к	S	G	R	V
12mm	ø330	ø330.00	ø97.00		17.40	ø13.00	10.60	2.00	—	Ι	—
		±0.50	±0.10	±0.30	±1.00	+0.50/-0.20		±0.50			


### Leader/Trailer and Orientation



Κ



## Part Marking



#### LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

#### LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.aosmd.com