Real-Time Clock (RTC) With NVRAM Control


Features

➤ Direct clock/calendar replacement for IBM[®] AT-compatible computers and other applications

UNITRODE -

- Functionally compatible with the DS1285
 - Closely matches MC146818A pin configuration
- ➤ 114 bytes of general nonvolatile storage
- ► Automatic backup and writeprotect control to external SRAM
- 160 ns cycle time allows fast bus operation
- Less than 0.5 µA load under battery operation
- ▶ 14 bytes for clock/calendar and control

Pin Connections



- Calendar in day of the week, day of the month, months, and years, with automatic leap-year adjustment
- Time of day in seconds, minutes, and hours
 - 12- or 24-hour format
 - Optional daylight saving adjustment
- BCD or binary format for clock and calendar data
- Programmable square wave output
- ➤ Three individually maskable interrupt event flags:
 - Periodic rates from 122 µs to 500 ms
 - Time-of-day alarm once per second to once per day
 - End-of-clock update cycle
- ➤ 24-pin plastic DIP or SOIC

General Description

The CMOS bq4285 is a low-power microprocessor peripheral providing a time-of-day clock and 100-year calendar with alarm features and battery operation. Other features include three maskable interrupt sources, square wave output, and 114 bytes of general nonvolatile storage.

The bq4285 write-protects the clock, calendar, and storage registers during power failure. A backup battery then maintains data and operates the clock and calendar.

The bq4285 is a fully compatible realtime clock for IBM AT-compatible computers and other applications. The only external components are a 32.768kHz crystal and a backup battery.

The bq4285 integrates a batterybackup controller to make a standard CMOS SRAM nonvolatile during power-fail conditions. During powerfail, the bq4285 automatically writeprotects the external SRAM and provides a $V_{\rm CC}$ output sourced from the clock backup battery.


Pin Names

Multiplexed address/data input/output
Bus type select input
Chip select input
Address strobe input
Data strobe input
Read/write input
Interrupt request output
Reset input
Square wave output
3V backup cell input
Crystal inputs
No connect
RAM chip enable input
RAM chip enable output
Supply output
+5V supply
Ground

1

28-Pin PLCC No longer available

Block Diagram



Pin Descriptions

 $\overline{\mathbf{CS}}$

Chip select input

AD₀-AD₇ Multiplexed address/data input/ output

The bq4285 bus cycle consists of two phases: the address phase and the data-transfer phase. The address phase precedes the data-transfer phase. During the address phase, an address placed on AD₀-AD₇ is latched into the bq4285 on the falling edge of the AS signal. During the data-transfer phase of the bus cycle, the AD₀-AD₇ pins serve as a bidirectional data bus.

MOT Connect to VSS for correct operation

 $\overline{\rm CS}$ should be driven low and held stable during the data-transfer phase of a bus cycle accessing the bq4285.

Table 1. Bus Setup

Bus Type	MOT Level	DS Equivalent	R/W Equivalent	AS Equivalent
			—	
Intel	$V_{\rm SS}$	RD, MEMR, or I/OR	WR, MEMW, or I/OW	ALE

AS Address strobe input

AS serves to demultiplex the address/data bus. The falling edge of AS latches the address on AD₀-AD₇. This demultiplexing process is independent of the \overline{CS} signal.

DS Data strobe input

With MOT = V_{SS} , the DS input is provided a signal similar to RD, MEMR, or I/OR in an BC Intel-based system. The falling edge on DS is used to enable the outputs during a read cycle.

R/W Read/write input

With $\underline{MOT} = \underline{V_{SS}}$, \underline{R}/W is provided a signal similar to \overline{WR} , \overline{MEMW} , or $\overline{I/OW}$ in an Intelbased system. The rising edge on $\underline{R/W}$ latches data into the bq4285.

INT Interrupt request output

INT is an open-drain output. INT is asserted low when any event flag is set and the corresponding event enable bit is also set. INT becomes high-impedance whenever register C is read (see the Control/Status Registers section).

RST Reset input

The bq4285 is reset when $\overline{\rm RST}$ is pulled low. When reset, $\overline{\rm INT}$ becomes highimpedance, and the bq4285 is not accessible. Table 4 in the Control/Status Registers section lists the register bits that are cleared by a reset. Reset may be disabled by connecting \overline{RST} to V_{CC}. This allows the control bits to retain their states through power-down/power-up cycles.

Square-wave output

SQW

SQW may output a programmable frequency square-wave signal during normal (V_{CC} valid) system operation. Any one of the 13 specific frequencies may be selected through register A. This pin is held low when the square-wave enable bit (SQWE) in register B is 0 (see the Control/Status Registers section).

3V backup cell input

BC should be connected to a 3V backup cell for RTC operation and storage register non-volatility in the absence of power. When V_{CC} slews down past V_{BC} (3V typical), the integral control circuitry switches the power source to BC. When V_{CC} returns above V_{BC} , the power source is switched to V_{CC} .

Upon power-up, a voltage within the V_{BC} range must be present on the BC pin for the oscillator to start up.

X1–X2 Crystal inputs

The X1–X2 inputs are provided for an external 32.768Khz quartz crystal, Daiwa DT-26 or equivalent, with 6pF load capacitance. A trimming capacitor may be necessary for extremely precise time-base generation.

CEIN External RAM chip enable input, active low

 CE_{IN} should be driven low to enable the controlled external RAM. \overline{CE}_{IN} is internally pulled up with a 50K Ω resistor.

CE_{OUT} External RAM chip enable output, active low

When power is valid, \overline{CE}_{OUT} reflects \overline{CE}_{IN} .

V_{OUT} Supply output

 V_{OUT} provides the higher of V_{CC} or V_{BC} , switched internally, to supply external RAM.

- +5V supply
- Ground

 $\mathbf{v}_{\mathbf{c}\mathbf{c}}$

Vss

Functional Description

Address Map

The bq4285 provides 14 bytes of clock and control/status registers and 114 bytes of general nonvolatile storage. Figure 1 illustrates the address map for the bq4285.

Update Period

The update period for the bq4285 is one second. The bq4285 updates the contents of the clock and calendar locations during the update cycle at the end of each up-

date period (see Figure 2). The alarm flag bit may also be set during the update cycle.

The bq4285 copies the local register updates into the user buffer accessed by the host processor. When a 1 is written to the update transfer inhibit bit (UTI) in register B, the user copy of the clock and calendar bytes remains unchanged, while the local copy of the same bytes continues to be updated every second.

The update-in-progress bit (UIP) in register A is set t_{BUC} time before the beginning of an update cycle (see Figure 2). This bit is cleared and the update-complete flag (UF) is set at the end of the update cycle.




Figure 1. Address Map




Figure 2. Update Period Timing and UIP

Programming the RTC

The time-of-day, alarm, and calendar bytes can be written in either the BCD or binary format (see Table 2).

These steps may be followed to program the time, alarm, and calendar:

- 1. Modify the contents of register B:
 - a. Write a 1 to the UTI bit to prevent transfers between RTC bytes and user buffer.
 - b. Write the appropriate value to the data format (DF) bit to select BCD or binary format for all time, alarm, and calendar bytes.

- c. Write the appropriate value to the hour format (HF) bit.
- 2. Write new values to all the time, alarm, and calendar locations.
- 3. Clear the UTI bit to allow update transfers.

On the next update cycle, the RTC updates all 10 bytes in the selected format.

		Range						
Address	RTC Bytes	Decimal	Binary	Binary-Coded Decimal				
0	Seconds	0–59	00H–3BH	00H–59H				
1	Seconds alarm	0–59	00H–3BH	00H–59H				
2	Minutes	0–59	00H–3BH	00H–59H				
3	Minutes alarm	0–59	00H–3BH	00H–59H				
4	Hours, 12-hour format	1–12	01H–OCH AM; 81H–8CH PM	01H–12H AM; 81H–92H PM				
	Hours, 24-hour format	0-23	00H–17H	00H–23H				
5	Hours alarm, 12-hour format	1–12	01H–OCH AM; 81H–8CH PM	01H–12H AM; 81H–92H PM				
	Hours alarm, 24-hour format	0-23	00H–17H	00H–23H				
6	Day of week (1=Sunday)	1–7	01H–07H	01H–07H				
7	Day of month	1–31	01H–1FH	01H–31H				
8	Month	1–12	01H–0CH	01H–12H				
9	Year	0–99	00H–63H	00H–99H				

Table 2. Time, Alarm, and Calendar Formats

Square-Wave Output

The bq4285 divides the 32.768kHz oscillator frequency to produce the 1 Hz update frequency for the clock and calendar. Thirteen taps from the frequency divider are fed to a 16:1 multiplexer circuit. The output of this mux is fed to the SQW output and periodic interrupt generation circuitry. The four least-significant bits of register A, RSO-RS3, select among the 13 taps (see Table 3). The square-wave output is enabled by writing a 1 to the square-wave enable bit (SQWE) in register B.

Interrupts

The bq4285 allows three individually selected interrupt events to generate an interrupt request. These three interrupt events are:

- The periodic interrupt, programmable to occur once every 122 µs to 500 ms
- The alarm interrupt, programmable to occur once per second to once per day

• The update-ended interrupt, which occurs at the end of each update cycle

Each of the three interrupt events is enabled by an individual interrupt-enable bit in register B. When an event occurs, its event flag bit in register C is set. If the corresponding event enable bit is also set, then an interrupt request is generated. The interrupt request flag bit (INTF) of register C is set with every interrupt request. Reading register C clears all flag bits, including INTF, and makes INT high-impedance.

Two methods can be used to process bq4285 interrupt events:

- Enable interrupt events and use the interrupt request output to invoke an interrupt service routine.
- Do not enable the interrupts and use a polling routine to periodically check the status of the flag bits.

The individual interrupt sources are described in detail in the following sections.

	Registe	er A Bits		Square	Wave	Periodic	Interrupt
RS3	RS2	RS1	RS0	Frequency	Units	Period	Units
0	0	0	0	None		None	
0	0	0	1	256	Hz	3.90625	ms
0	0	1	0	128	Hz	7.8125	ms
0	0	1	1	8.192	kHz	122.070	μs
0	1	0	0	4.096	kHz	244.141	μs
0	1	0	1	2.048	kHz	488.281	μs
0	1	1	0	1.024	kHz	976.5625	μs
0	1	1	1	512	Hz	1.95315	ms
1	0	0	0	256	Hz	3.90625	ms
1	0	0	1	128	Hz	7.8125	ms
1	0	1	0	64	Hz	15.625	ms
1	0	1	1	32	Hz	31.25	ms
1	1	0	0	16	Hz	62.5	ms
1	1	0	1	8	Hz	125	ms
1	1	1	0	4	Hz	250	ms
1	1	1	1	2	Hz	500	ms

Table 3. Square-Wave Frequency/Periodic Interrupt Rate

Periodic Interrupt

The mux output used to drive the SQW output also drives the interrupt-generation circuitry. If the periodic interrupt event is enabled by writing a 1 to the periodic interrupt enable bit (PIE) in register C, an interrupt request is generated once every 122µs to 500ms. The period between interrupts is selected by the same bits in register A that select the square wave frequency (see Table 3).

Alarm Interrupt

During each update cycle, the RTC compares the hours, minutes, and seconds bytes with the three corresponding alarm bytes. If a match of all bytes is found, the alarm interrupt event flag bit, AF in register C, is set to 1. If the alarm event is enabled, an interrupt request is generated.

An alarm byte may be removed from the comparison by setting it to a "don't care" state. An alarm byte is set to a "don't care" state by writing a 1 to each of its two mostsignificant bits. A "don't care" state may be used to select the frequency of alarm interrupt events as follows:

- If none of the three alarm bytes is "don't care," the frequency is once per day, when hours, minutes, and seconds match.
- If only the hour alarm byte is "don't care," the frequency is once per hour, when minutes and seconds match.
- If only the hour and minute alarm bytes are "don't care," the frequency is once per minute, when seconds match.
- If the hour, minute, and second alarm bytes are "don't care," the frequency is once per second.

Update Cycle Interrupt

The update cycle ended flag bit (UF) in register C is set to a 1 at the end of an update cycle. If the update interrupt enable bit (UIE) of register B is 1, and the update transfer inhibit bit (UTI) in register B is 0, then an interrupt request is generated at the end of each update cycle.

Accessing RTC bytes

Time and calendar bytes read during an update cycle may be in error. Three methods to access the time and calendar bytes without ambiguity are:

- Enable the update interrupt event to generate interrupt requests at the end of the update cycle. The interrupt handler has a maximum of 999ms to access the clock bytes before the next update cycle begins (see Figure 3).
- Poll the update-in-progress bit (UIP) in register A. If UIP = 0, the polling routine has a minimum of t_{BUC} time to access the clock bytes (see Figure 3).
- Use the periodic interrupt event to generate interrupt requests every t_{PI} time, such that UIP = 1 always occurs between the periodic interrupts. The interrupt handler will have a minimum of t_{PI}/2 + t_{BUC} time to access the clock bytes (see Figure 3).

Oscillator Control

When power is first applied to the bq4285 and V_{CC} is above V_{PFD} , the internal oscillator and frequency divider are turned on by writing a 010 pattern to bits 4 through 6 of register A. A pattern of 11X turns the oscillator on but keeps the frequency divider disabled. Any other pattern to these bits keeps the oscillator off.




Figure 3. Update-Ended/Periodic Interrupt Relationship

Power-Down/Power-Up Cycle

The bq4285 continuously monitors V_{CC} for out-oftolerance. During a power failure, when V_{CC} falls below V_{PFD} (4.17V typical), the bq4285 write-protects the clock and storage registers. When V_{CC} is below V_{BC} (3V typical), the power source is switched to BC. RTC operation and storage data are sustained by a valid backup energy source. When V_{CC} is above V_{BC} , the power source is V_{CC} . Write-protection continues for t_{CSR} time after V_{CC} rises above V_{PFD} .

An external CMOS static RAM is battery-backed using the $V_{\rm OUT}$ and chip enable output pins from the bq4285. As the voltage input $V_{\rm CC}$ slows down during a power failure, the chip enable output, $\overline{\rm CE}_{\rm OUT}$ is forced inactive independent of the chip enable input $\overline{\rm CE}_{\rm IN}$

This activity unconditionally write-protects the external SRAM as V_{CC} falls below V_{PFD} . If a memory access is in process to the external SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time twpr (30µs maximum), the chip enable output is unconditionally driven high, write-protecting the controlled SRAM.

As the supply continues to fall past V_{PFD} , an internal switching device forces V_{OUT} to the external backup energy source. $\overrightarrow{CE}_{OUT}$ is held high by the V_{OUT} energy source.

During power-up, V_{OUT} is switched back to the 5V supply as V_{CC} rises above the backup cell input voltage sourcing V_{OUT}. $\overrightarrow{CE}_{OUT}$ is held inactive for time t_{CER} (200ms maximum) after the power supply has reached V_{PFD}, independent of the \overrightarrow{CE}_{IN} input, to allow for processor stabilization.

During power-valid operation, the $\overline{\rm CE}_{\rm IN}$ input is passed through to the $\overline{\rm CE}_{\rm OUT}$ output with a propagation delay of less than 10ns.

Figure 4 shows the hardware hookup for the external RAM.

A primary backup energy source input is provided on the bq4285. The BC input accepts a 3V primary battery, typically some type of lithium chemistry. To prevent battery drain when there is no valid data to retain, V_{OUT} and \overline{CE}_{OUT} are internally isolated from BC by the initial connection of a battery. Following the first application of V_{CC} above V_{PFD} , this isolation is broken, and the backup cell provides power to V_{OUT} and \overline{CE}_{OUT} for the external SRAM.




Figure 4. External RAM Hookup to the bq4285 RTC

Control/Status Registers

The four control/status registers of the bq4285 are accessible regardless of the status of the update cycle (see Table 4).

Register A

Register A Bits										
7	6	5	4	3	2	1	0			
UIP	OS2	OS1	OS0	RS3	RS2	RS1	RS0			

Register A programs:

- The frequency of the square-wave and the periodic event rate.
- Oscillator operation.
- Register A provides:
- Status of the update cycle.

RS0–RS3 - Frequency Select

7	6	5	4	3	2	1	0
-	-	-	-	RS3	RS2	RS1	RS0

These bits select one of the 13 frequencies for the SQW output and the periodic interrupt rate, as shown in Table 3.

OS0–OS2 - Oscillator Control

7	6	5	4	3	2	1	0
-	OS2	OS1	OS0	-	-	-	-

These three bits control the state of the oscillator and divider stages. A pattern of 010 enables RTC operation by turning on the oscillator and enabling the frequency divider. A pattern of 11X turns the oscillator on, but keeps the frequency divider disabled. When 010 is written, the RTC begins its first update after 500 ms.

UIP - Update Cycle Status

7	6	5	4	3	2	1	0
UIP	-	-	-	-	-	-	-

This read-only bit is set prior to the update cycle. When UIP equals 1, an RTC update cycle may be in progress. UIP is cleared at the end of each update cycle. This bit is also cleared when the update transfer inhibit (UTI) bit in register B is 1.

Register B

Register B Bits										
7	6	5	4	3	2	1	0			
UTI	PIE	AIE	UIE	SQWE	DF	HF	DSE			

Register B enables:

- Update cycle transfer operation
- Square-wave output
- Interrupt events
- Daylight saving adjustment

Register B selects:

Clock and calendar data formats

All bits of register B are read/write.

Table 4. Control/Status Registers

					Bit Name and State on Reset														
Reg.	Loc. (Hex)	Read	Write	7 (M	SB)	e	6	Ę	5	4	1	3		2	2	1		0 (L	SB)
Α	0A	Yes	Yes^1	UIP	na	OS2	na	OS1	na	OS0	na	RS3	na	RS2	na	RS1	na	RS0	na
В	0B	Yes	Yes	UTI	na	PIE	0	AIE	0	UIE	0	SQWE	0	DF	na	HF	na	DSE	na
С	0C	Yes	No	INTF	0	PF	0	AF	0	UF	0	-	0	-	0	-	0	-	0
D	0D	Yes	No	VRT	na	-	0	-	0	-	0	-	0	-	0	-	0	-	0

Notes: na = not affected.

1. Except bit 7.

DSE - Daylight Saving Enable

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	DSE

This bit enables daylight-saving time adjustments when written to 1:

- On the last Sunday in October, the first time the bq4285 increments past 1:59:59 AM, the time falls back to 1:00:00 AM.
- On the first Sunday in April, the time springs forward from 2:00:00 AM to 3:00:00 AM.

HF - Hour Format

7	6	5	4	3	2	1	0
-	-	-	-	-	-	HF	-

This bit selects the time-of-day and alarm hour format:

1 = 24-hour format

0 = 12-hour format

DF - Data Format

7	6	5	4	3	2	1	0
-	-	-	-	-	DF	-	-

This bit selects the numeric format in which the time, alarm, and calendar bytes are represented:

- 1 = Binary
- 0 = BCD

SQWE - Square-Wave Enable

7	6	5	4	3	2	1	0
-	-	-	-	SQWE	-	-	-

This bit enables the square-wave output:

1 = Enabled

0 = Disabled and held low

UIE - Update Cycle Interrupt Enable

7	6	5	4	3	2	1	0
-	-	-	UIE	-	-	-	-

This bit enables an interrupt request due to an update ended interrupt event:

- 1 = Enabled
- 0 = Disabled

The UIE bit is automatically cleared when the UTI bit equals 1.

AIE - Alarm Interrupt Enable

7	6	5	4	3	2	1	0
-	-	AIE	-	-	-	-	-

This bit enables an interrupt request due to an alarm interrupt event:

- 1 = Enabled
- 0 = Disabled

PIE - Periodic Interrupt Enable

7	6	5	4	3	2	1	0
-	PIE	-	-	-	-	-	-

This bit enables an interrupt request due to a periodic interrupt event:

1 =	Ena	bled
-----	-----	------

0 = Disabled

UTI - Update Transfer Inhibit

7	6	5	4	3	2	1	0
UTI	-	-	-	-	-	-	-

This bit inhibits the transfer of RTC bytes to the user buffer:

1 = Inhibits transfer and clears UIE

0 =Allows transfer

Register C

	Register C Bits										
7	6	5	4	3	2	1	0				
INTF	\mathbf{PF}	AF	UF	0	0	0	0				

Register C is the read-only event status register.

Bits 0-3 - Unused Bits

7	6	5	4	3	2	1	0
-	-	-	-	0	0	0	0

These bits are always set to 0.

UF - Update-Event Flag

7	6	5	4	3	2	1	0
-	-	-	UF	-	-	-	-

This bit is set to a 1 at the end of the update cycle. Reading register C clears this bit.

AF - Alarm Event Flag

7	6	5	4	3	2	1	0
-	-	AF	-	-	-	-	-

This bit is set to a 1 when an alarm event occurs. Reading register C clears this bit.

7	6	5	4	3	2	1	0
-	PF	-	-	-	-	-	-

PF - Periodic Event Flag

This bit is set to a 1 every t_{PI} time, where t_{PI} is the time period selected by the settings of RS0–RS3 in register A. Reading register C clears this bit.

INTF - Interrupt Request Flag

7	6	5	4	3	2	1	0
INTF	-	-	-	-	-	-	-

This flag is set to a 1 when any of the following is true:

AIE = 1	and AF = 1	1
---------	------------	---

PIE = 1 and PF = 1

UIE = 1 and UF = 1

Reading register C clears this bit.

Register D

	Register D Bits								
7	6	5	4	3	2	1	0		
VRT	0	0	0	0	0	0	0		

Register D is the read-only data integrity status register.

Bits 0–6 - Unused Bits

7	6	5	4	3	2	1	0
-	0	0	0	0	0	0	0

These bits are always set to 0.

VRT - Valid RAM and Time

7	6	5	4	3	2	1	0
VRT	-	-	-	-	-	-	-

1 = Valid backup energy source

0 = Backup energy source is depleted

When the backup energy source is depleted (VRT = 0), data integrity of the RTC and storage registers is not guaranteed.

Symbol	Parameter	Value	Unit	Conditions
V _{CC}	DC voltage applied on V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	
VT	DC voltage applied on any pin excluding V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	$V_T \leq V_{CC} + 0.3$
T _{OPR}	Operating temperature	0 to +70	°C	Commercial
T _{STG}	Storage temperature	-55 to +125	°C	
T _{BIAS}	T _{BIAS} Temperature under bias		°C	
TSOLDER	Soldering temperature	260	°C	For 10 seconds

Absolute Maximum Ratings

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit
Vcc	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IL}	Input low voltage	-0.3	-	0.8	V
V _{IH}	Input high voltage	2.2	-	V_{CC} + 0.3	V
V _{BC}	Backup cell voltage	2.5	-	4.0	V

Note: Typical values indicate operation at $T_A = 25^{\circ}C$.

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
ILI	Input leakage current	-	-	± 1	μΑ	$V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$
ILO	Output leakage current	-	-	± 1	μΑ	AD_0-AD_7 , \overline{INT} , and SQW in high impedance, $V_{OUT} = V_{SS}$ to V_{CC}
VOH	Output high voltage	2.4	-	-	V	I _{OH} = -2.0 mA
VOL	Output low voltage	-	-	0.4	V	I_{OL} = 4.0 mA
I _{CC}	Operating supply current	-	7	15	mA	
V _{SO}	Supply switch-over voltage	-	V_{BC}	-	V	
I _{CCB}	Battery operation current	-	0.3	0.5	μΑ	V_{BC} = 3V, T_A = 25°C, no load on V_{OUT} or $\overrightarrow{CE}_{OUT}$
V _{PFD}	Power-fail-detect voltage	4.0	4.17	4.35	V	
V _{OUT1}	V _{OUT} voltage	V _{CC} - 0.3V	-	-	V	$I_{OUT} = 100 \text{mA}, V_{CC} > V_{BC}$
V _{OUT2}	V _{OUT} voltage	V _{BC} - 0.3V				$I_{OUT} = 100 \mu A$, $V_{CC} < V_{BC}$
I _{CE}	Chip enable input current	-	-	100	μΑ	Internal 50K pull-up

DC Electrical Characteristics (TA = TOPR, VCC = 5V ± 10%)

Note: Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$ or $V_{BC} = 3V$.

Crystal Specifications (DT-26 or Equivalent)

Symbol	Parameter	Minimum	Typical	Maximum	Unit
fo	Oscillation frequency	-	32.768	-	kHz
CL	Load capacitance	-	6	-	pF
TP	Temperature turnover point	20	25	30	°C
k	Parabolic curvature constant	-	-	-0.042	ppm/°C
Q	Quality factor	40,000	70,000	-	
R ₁	Series resistance	-	-	45	KΩ
C ₀	Shunt capacitance	-	1.1	1.8	pF
C ₀ /C ₁	Capacitance ratio	-	430	600	
DL	Drive level	-	-	1	μW
Δf/f _O	Aging (first year at 25°C)	-	1	-	ppm

Capacitance (T_A = 25°C, F = 1MHz, V_{CC} = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
C _{I/O}	Input/output capacitance	-	-	7	pF	$V_{OUT} = 0V$
C _{IN}	Input capacitance	-	-	5	pF	$V_{\rm IN} = 0V$

Note: This parameter is sampled and not 100% tested.

AC Test Conditions

Parameter	Test Conditions			
Input pulse levels	0 to 3.0 V			
Input rise and fall times	5 ns			
Input and output timing reference levels	1.5 V (unless otherwise specified)			
Output load (including scope and jig)	See Figures 5 and 6			




Figure 5. Output Load A






Figure 6. Output Load B

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
$t_{\rm CYC}$	Cycle time	160	-	-	ns	
$t_{\rm DSL}$	DS low or $\overline{\mathrm{RD}}/\overline{\mathrm{WR}}$ high time	80	-	-	ns	
$t_{\rm DSH}$	DS high or $\overline{\mathrm{RD}}/\overline{\mathrm{WR}}$ low time	55	-	-	ns	
$t_{\rm RWH}$	R/\overline{W} hold time	0	-	-	ns	
$t_{\rm RWS}$	R/\overline{W} setup time	10	-	-	ns	
$t_{\rm CS}$	Chip select setup time	5	-	-	ns	
$t_{\rm CH}$	Chip select hold time	0	-	-	ns	
$t_{\rm DHR}$	Read data hold time	0	-	25	ns	
$t_{\rm DHW}$	Write data hold time	0	-	-	ns	
t_{AS}	Address setup time	20	-	-	ns	
$t_{\rm AH}$	Address hold time	5	-	-	ns	
$t_{\rm DAS}$	Delay time, DS to AS rise	10	-	-	ns	
t_{ASW}	Pulse width, AS high	30	-	-	ns	
t _{ASD}	Delay time, AS to DS rise (RD/WR fall)	35	-	-	ns	
toD	Output data delay time from $DS rise (\overline{RD} fall)$	-	-	50	ns	
$t_{\rm DW}$	Write data setup time	30	-	-	ns	
$t_{ m BUC}$	Delay time before update	-	244	-	μs	
$t_{\rm PI}$	Periodic interrupt time interval	-	-	-	-	See Table 3
$t_{\rm UC}$	Time of update cycle	-	1	-	μs	

Read/Write Timing (TA = TOPR, VCC = 5V \pm 10%)

Motorola Bus Read/Write Timing (PLCC Package Only) Note: OBSOLETE






Intel Bus Read Timing

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
t _F	$V_{\rm CC}$ slew from 4.5V to 0V	300	-	-	μs	
$t_{\rm R}$	$V_{\rm CC}$ slew from 0V to $4.5V$	100	-	-	μs	
t _{CSR}	$\overline{\mathrm{CS}}$ at V_{IH} after power-up	20	-	200	ms	Internal write-protection period after V_{CC} passes V_{PFD} on power-up.
t _{WPT}	Write-protect time for external RAM	10	6	30	μs	$\begin{array}{l} Delay \ after \ V_{CC} \ slews \ down \\ past \ V_{PFD} \ before \ SRAM \ is \\ write-protected. \end{array}$
t _{CER}	Chip enable recovery time	$t_{\rm CSR}$	-	$t_{\rm CSR}$	ms	Time during which external SRAM is write-protected after V _{CC} passes V _{PFD} on power-up.
t _{CED}	Chip enable propagation delay to external SRAM	-	7	10	ns	

Power-Down/Power-Up Timing (TA = TOPR)

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.


Power-Down/Power-Up Timing




Interrupt Delay Timing (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit
$t_{\rm RSW}$	Reset pulse width	5	-	-	μs
t _{IRR}	$\overline{\text{INT}}$ release from $\overline{\text{RST}}$	-	-	2	μs
$t_{\rm IRD}$	$\overline{\text{INT}}$ release from DS ($\overline{\text{RD}}$)	-	-	2	μs

Interrupt Delay Timing (PLCC Package Only) Note: Package OBSOLETE



24-Pin DIP (P)




24-Pin DIP (P)

•		
Dimension	Minimum	Maximum
А	0.160	0.190
A1	0.015	0.040
В	0.015	0.022
B1	0.045	0.065
С	0.008	0.013
D	1.240	1.280
Е	0.600	0.625
E1	0.530	0.570
е	0.600	0.670
G	0.090	0.110
\mathbf{L}	0.115	0.150
S	0.070	0.090

All dimensions are in inches.

24-Pin SOIC (S)



24-Pin SOIC (S)

Dimension	Minimum	Maximum
A	0.095	0.105
A1	0.004	0.012
В	0.013	0.020
С	0.008	0.013
D	0.600	0.615
E	0.290	0.305
е	0.045	0.055
Н	0.395	0.415
L	0.020	0.040

All dimensions are in inches.

Change No.	Page No.	Description	Natur of Change		
1	3	Address strobe input	Clarification		
1	12	Backup cell voltage V _{BC}	Was 2.0 min; is 2.5 min		
1	13	Power-fail detect voltage V _{PFD}	Was 4.1 min, 4.25 max; is 4.0 min, 4.35 max		
1	13	Chip enable input current	Additional specifiction		
2	3, 13	Crystal type Daiwas DT-26 (not DT-26S)	Clarification		
3	1, 20, 22	Package option change	PLCC last time buy		
4	1, 2, 3, 13, 16, 19, 21, 23	Package option removal	PLCC Last Time Buy Complete		


Data Sheet Revision History

Note: Change 1 = Nov. 1992 B changes from June 1991 A. Change 2 = Nov. 1993 C changes from Nov. 1992 B

Change 3 = Jan. 1999 D changes from Nov. 1993 C

Change 4 = May 2004 (SLUS002A) changes from Jan. 1999 D

Ordering Information





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ4285P-SB2	LIFEBUY	PDIP	N	24		TBD	Call TI	Call TI	0 to 70	4285P -SB2	
BQ4285S-SB2	LIFEBUY	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70	4285S -SB2	
BQ4285S-SB2G4	LIFEBUY	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70	4285S -SB2	
BQ4285S-SB2TR	LIFEBUY	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70	4285S -SB2	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

20-Jan-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDI008 - OCTOBER 1994

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated