# CD405xB CMOS Single 8-Channel Analog Multiplexer/Demultiplexer With Logic-Level Conversion 

## 1 Features

- Wide Range of Digital and Analog Signal Levels
- Digital: 3 V to 20 V
- Analog: $\leq 20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$
- Low ON Resistance, $125 \Omega$ (Typical) Over $15 \mathrm{~V}_{\text {P-p }}$ Signal Input Range for $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=18 \mathrm{~V}$
- High OFF Resistance, Channel Leakage of $\pm 100$ PA (Typical) at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=18 \mathrm{~V}$
- Logic-Level Conversion for Digital Addressing Signals of 3 V to $20 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=3 \mathrm{~V}\right.$ to 20 V$)$ to Switch Analog Signals to $20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=\right.$ 20 V ) Matched Switch Characteristics, $\mathrm{r}_{\mathrm{ON}}=5 \Omega$ (Typical) for $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=15 \mathrm{~V}$ Very Low Quiescent Power Dissipation Under All Digital-Control Input and Supply Conditions, $0.2 \mu \mathrm{~W}$ (Typical) at $\mathrm{V}_{\mathrm{DD}}-$ $\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=10 \mathrm{~V}$
- Binary Address Decoding on Chip
- $5 \mathrm{~V}, 10 \mathrm{~V}$, and 15 V Parametric Ratings
- $100 \%$ Tested for Quiescent Current at 20 V
- Maximum Input Current of $1 \mu \mathrm{~A}$ at 18 V Over Full Package Temperature Range, 100 nA at 18 V and $25^{\circ} \mathrm{C}$
- Break-Before-Make Switching Eliminates Channel Overlap


## 2 Applications

- Analog and Digital Multiplexing and Demultiplexing
- A/D and D/A Conversion
- Signal Gating
- Factory Automation
- Televisions
- Appliances
- Consumer Audio
- Programmable Logic Circuits
- Sensors


## 3 Description

The CD405xB analog multiplexers and demuliplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$ $\mathrm{V}_{\mathrm{EE}}$ supply-voltage ranges, independent of the logic state of the control signals.

Device Information ${ }^{(1)}$

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| :--- | :--- | :--- |
| CD405xB | CDIP (16) | $19.50 \mathrm{~mm} \times 6.92 \mathrm{~mm}$ |
|  | PDIP (16) | $19.30 \mathrm{~mm} \times 6.35 \mathrm{~mm}$ |
|  | SOIC (16) | $9.90 \mathrm{~mm} \times 3.91 \mathrm{~mm}$ |
|  | SOP $(16)$ | $10.30 \mathrm{~mm} \times 5.30 \mathrm{~mm}$ |
|  | TSSOP $(16)$ | $5.00 \mathrm{~mm} \times 4.40 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Diagrams of CD405xB


An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History. ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 5
6.1 Absolute Maximum Ratings ..... 5
6.2 ESD Ratings ..... 5
6.3 Recommended Operating Conditions ..... 5
6.4 Thermal Information ..... 5
6.5 Electrical Characteristics ..... 6
6.6 AC Performance Characteristics ..... 8
6.7 Typical Characteristics ..... 9
7 Parameter Measurement Information ..... 11
8 Detailed Description ..... 15
8.1 Overview ..... 15
8.2 Functional Block Diagrams ..... 15
8.3 Feature Description ..... 17
8.4 Device Functional Modes ..... 17
9 Application and Implementation ..... 18
9.1 Application Information ..... 18
9.2 Typical Application ..... 18
10 Power Supply Recommendations ..... 19
11 Layout. ..... 20
11.1 Layout Guidelines ..... 20
11.2 Layout Example ..... 20
12 Device and Documentation Support ..... 21
12.1 Documentation Support ..... 21
12.2 Related Links ..... 21
12.3 Trademarks ..... 21
12.4 Electrostatic Discharge Caution ..... 21
12.5 Glossary ..... 21
13 Mechanical, Packaging, and Orderable Information ..... 21

## 4 Revision History

Changes from Revision H (April 2015) to Revision I Page

- Added: ON Channel Leakage Current to the Electrical Characteristics table ..... 6
- Added Note 3 to the Electrical Characteristics table ..... 6
- Added Figure 13 ..... 12
Changes from Revision G (October 2003) to Revision H Page
- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..... 1
- Added Device Information table. ..... 1 ..... 1


## 5 Pin Configuration and Functions



CD4053B E, M, NS, and PW Package 16-Pin PDIP, CDIP, SOP, and TSSOP (Top View)


Pin Functions CD4051B

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |
| 1 | CH 4 IN/OUT | I/O | Channel 4 in/out |
| 2 | CH 6 IN/OUT | I/O | Channel 6 in/out |
| 3 | COM OUT/IN | I/O | Common out/in |
| 4 | CH 7 IN/OUT | I/O | Channel 7 in/out |
| 5 | CH 5 IN/OUT | I/O | Channel 5 in/out |
| 6 | INH | I | Disables all channels. See Table 1. |
| 7 | $\mathrm{V}_{\text {EE }}$ | - | Negative power input |
| 8 | $\mathrm{V}_{\text {SS }}$ | - | Ground |
| 9 | C | 1 | Channel select C. See Table 1. |
| 10 | B | 1 | Channel select B. See Table 1. |
| 11 | A | 1 | Channel select A. See Table 1. |
| 12 | CH 3 IN/OUT | I/O | Channel 3 in/out |
| 13 | CH 0 IN/OUT | I/O | Channel 0 in/out |
| 14 | CH 1 IN/OUT | I/O | Channel 1 in/out |
| 15 | CH 2 IN/OUT | I/O | Channel 2 in/out |
| 16 | $\mathrm{V}_{\mathrm{DD}}$ | - | Positive power input |

Pin Functions CD4052B

| PIN |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |
| 1 | Y CH 0 IN/OUT | I/O | Channel Y0 in/out |
| 2 | Y CH 2 IN/OUT | I/O | Channel Y2 in/out |
| 3 | Y COM OUT/IN | I/O | Y common out/in |
| 4 | Y CH 3 IN/OUT | I/O | Channel Y3 in/out |
| 5 | Y CH 1 IN/OUT | 1/O | Channel Y1 in/out |
| 6 | INH | 1 | Disables all channels. See Table 1. |
| 7 | $\mathrm{V}_{\text {EE }}$ | - | Negative power input |
| 8 | $\mathrm{V}_{\text {SS }}$ | - | Ground |
| 9 | B | 1 | Channel select B. See Table 1. |
| 10 | A | 1 | Channel select A. See Table 1. |
| 11 | X CH 3 IN/OUT | 1/0 | Channel X3 in/out |
| 12 | X CH 0 IN/OUT | I/O | Channel X0 in/out |
| 13 | X COM IN/OUT | I/O | X common out/in |
| 14 | X CH 1 IN/OUT | I/O | Channel in/out |
| 15 | X CH 2 IN/OUT | 1/O | Channel in/out |
| 16 | $V_{D D}$ | - | Positive power input |

Pin Functions CD4053B

| PIN |  | I/O |  |
| :--- | :--- | :---: | :--- |
| NO. | NAME |  |  |
| 1 | BY IN/OUT | I/O | B channel Y in/out |
| 1 | BX IN/OUT | I/O | B channel X in/out |
| 2 | CY IN/OUT | I/O | C channel Y in/out |
| 3 | CX OR CY <br> OUT/IN | I/O | C common out/in |
| 4 | CX IN/OUT | I/O | C channel X in/out |
| 5 | INH | I | Disables all channels. See Table 1. |
| 6 | V $_{\text {EE }}$ | - | Negative power input |
| 7 | V $_{\text {SS }}$ | - | Ground |
| 8 | C | I | Channel select C. See Table 1. |
| 9 | B | I | Channel select B. See Table 1. |
| 10 | A | I | Channel select A. See Table 1. |
| 11 | AX IN/OUT | I/O | A channel X in/out |
| 12 | AY IN/OUT | AX OR AY <br> OUT/IN | I/O |
| 13 | BX OR BY <br> OUT/IN | A channel Y in/out |  |
| 15 | V common out/in |  |  |
| 16 | V | I/O | B common out/in |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltage | V+ to V-, Voltages Referenced to $\mathrm{V}_{\text {SS }}$ Terminal | -0.5 | 20 | V |
|  | DC Input Voltage |  | -0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
|  | DC Input Current | Any One Input | -10 | 10 | mA |
| TJMAX1 | Maximum junctio | re, ceramic package |  | 175 | ${ }^{\circ} \mathrm{C}$ |
| T JMAX2 | Maximum junction | ure, plastic package |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| T LMAX | Maximum lead tem | SOIC - Lead Tips Only, Soldering 10s |  | 265 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperatu |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| CD4051B in PDIP, CDIP, SOIC, SOP, TSSOP Packages |  |  |  |
| $\mathrm{V}_{(\text {ESD })} \quad$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | +3000 | V |
|  | Charged-device model (CDM), per JEDEC specification JESD22C101 ${ }^{\text {(2) }}$ | +2000 |  |
| CD4053B in PDIP, CDIP, SOP and TSSOP Packages |  |  |  |
| $\mathrm{V}_{(\text {ESD })} \quad$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | +2500 | V |
|  | Charged-device model (CDM), per JEDEC specification JESD22C101 ${ }^{(2)}$ | +1500 |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  | MIN | MAX |
| :--- | :---: | :---: |
| Temperature Range | -55 | 125 |
| ${ }^{\circ} \mathrm{C}$ |  |  |

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | CD405xB |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | E (PDIP) | M (SOIC) | NS (SOP) | $\begin{gathered} \text { PW } \\ \text { (TSSOP) } \end{gathered}$ |  |
|  |  | 16 PINS | 16 PINS | 16 PINS | 16 PINS |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-ambient thermal resistance | 67 | 73 | 64 | 108 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

over operating free-air temperature range, $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}=100 \Omega$, (unless otherwise noted) (1)

(1) Peak-to-Peak voltage symmetrical about $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right) / 2$.
(2) Determined by minimum feasible leakage measurement for automatic testing.
(3) Does not apply to Hi-Rel CD4051BF and CD4051BFA3 devices.

CD4051B, CD4052B, CD4053B
www.ti.com

## Electrical Characteristics (continued)

over operating free-air temperature range, $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}=100 \Omega$, (unless otherwise noted) ${ }^{(1)}$

| PARAMETER | test Conditions |  |  |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {IS }}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{EE}}(\mathrm{V})$ | $\mathrm{V}_{\text {ss }}$ (V) | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | TEMP |  |  |  |  |
| Propagation Delay Time (Signal Input to Output) | $V_{D D}$ | $\mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$, |  | 5 | $25^{\circ} \mathrm{C}$ |  | 30 | 60 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, |  | 10 |  |  | 15 | 30 |  |
|  |  | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{t}}=20 \mathrm{~ns}$ |  | 15 |  |  | 10 | 20 |  |

## CONTROL (ADDRESS OR INHIBIT), $\mathrm{V}_{\mathrm{c}}$



### 6.6 AC Performance Characteristics


(1) Peak-to-Peak voltage symmetrical about $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right) / 2$.
(2) Both ends of channel.

CD4051B, CD4052B, CD4053B

### 6.7 Typical Characteristics



Figure 1. Channel ON Resistance vs Input Signal Voltage (All Types)


Figure 3. Channel ON Resistance vs Input Signal Voltage (All Types)


Figure 5. ON Characteristics for 1 of 8 Channels (CD4051B)


Figure 2. Channel ON Resistance vs Input Signal Voltage (All Types)


Figure 4. Channel ON Resistance vs Input Signal Voltage (All Types)


Figure 6. Dynamic Power Dissipation vs Switching Frequency (CD4051B)

## Typical Characteristics (continued)



Figure 7. Dynamic Power Dissipation vs Switching Frequency (CD4052B)


Figure 8. Dynamic Power Dissipation vs Switching Frequency (CD4053B)

## 7 Parameter Measurement Information



Figure 9. Typical Bias Voltages


Figure 10. Waveforms, Channel Being Turned ON ( $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ )


Figure 12. OFF Channel Leakage Current - Any Channel OFF


Figure 13. On Channel Leakage Current - Any Channel On


Figure 14. OFF Channel Leakage Current - All Channels OFF


Figure 15. Propagation Delay - Address Input to Signal Output


Figure 16. Propagation Delay - Inhibit Input to Signal Output


MEASURE < 2uA ON ALL "OFF" CHANNELS (e.g., CHANNEL 6)


MEASURE $<2 \mu \mathrm{~A}$ ON ALL
"OFF" CHANNELS (e.g., CHANNEL 2x)


MEASURE < $2 \mu A$ ON ALL
"OFF" CHANNELS (e.g., CHANNEL by)

Figure 17. Input Voltage Test Circuits (Noise Immunity)


Figure 18. Quiescent Device Current


NOTE: Measure inputs sequentially, to both $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ connect all unused inputs to either $V_{D D}$ or $V_{S S}$.


Figure 19. Channel ON Resistance Measurement Circuit


Figure 20. Input Current


Figure 21. Feedthrough (All Types)


Figure 22. Crosstalk Between Any Two Channels (All Types)


Figure 23. Crosstalk Between Duals or Triplets (CD4052B, CD4053B)


Special Considerations: In applications where separate power sources are used to drive $V_{D D}$ and the signal inputs, the $\mathrm{V}_{\mathrm{DD}}$ current capability should exceed $\mathrm{V}_{\mathrm{DD}} / \mathrm{R}_{\mathrm{L}}\left(\mathrm{R}_{\mathrm{L}}=\right.$ effective external load). This provision avoids permanent current flow or clamp action on the $\mathrm{V}_{\mathrm{DD}}$ supply when power is applied or removed from the CD4051B, CD4052B or CD4053B

Figure 24. Typical Time-Division Application of the CD4052B


Figure 25. 24-to-1 MUX Addressing

## 8 Detailed Description

### 8.1 Overview

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to $20 \mathrm{~V}_{\mathrm{P} \text { - }}$ can be achieved by digital signal amplitudes of 4.5 V to 20 V (if $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}=3 \mathrm{~V}$, a $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ of up to 13 V can be controlled; for $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{E E}$ level differences above 13 V , a $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}$ of at least 4.5 V is required). For example, if $\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{EE}}=-13.5 \mathrm{~V}$, analog signals from -13.5 V to +4.5 V can be controlled by digital inputs of 0 V to 5 V . These multiplexer circuits dissipate extremely low quiescent power over the full $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ supply-voltage ranges, independent of the logic state of the control signals. When a logic 1 is present at the inhibit input terminal, all channels are off.

The CD4051B device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.
The CD4052B device is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.
The CD4053B device is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration.
When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

### 8.2 Functional Block Diagrams



All inputs are protected by standard CMOS protection network.
Figure 26. Functional Block Diagram, CD4051B

## Functional Block Diagrams (continued)



All inputs are protected by standard CMOS protection network.
Figure 27. Functional Block Diagram, CD4052B


All inputs are protected by standard CMOS protection network.
Figure 28. Functional Block Diagram, CD4053B

### 8.3 Feature Description

The CD405xB line of multiplexers and demultiplexers can accept a wide range of digital and analog signal levels. Digital signals range from 3 V to 20 V , and analog signals are accepted at levels $\leq 20 \mathrm{~V}$. They have low ON resistance, typically $125 \Omega$ over $15 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ signal input range for $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {EE }}=18 \mathrm{~V}$. This allows for very little signal loss through the switch. Matched switch characteristics are typically $\mathrm{r}_{\mathrm{ON}}=5 \Omega$ for $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=15 \mathrm{~V}$.

The CD405xB devices also have high OFF resistance, which keeps from wasting power when the switch is in the OFF position, with typical channel leakage of $\pm 100 \mathrm{pA}$ at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=18 \mathrm{~V}$. Very low quiescent power dissipation under all digital-control input and supply conditions, typically $0.2 \mu \mathrm{~W}$ at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=10 \mathrm{~V}$ keeps power consumption total very low. All devices have been $100 \%$ tested for quiescent current at 20 V with maximum input current of $1 \mu \mathrm{~A}$ at 18 V over the full package temperature range, and only 100 nA at 18 V and $25^{\circ} \mathrm{C}$.

Logic-level conversion for digital addressing signals of 3 V to $20 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=3 \mathrm{~V}\right.$ to 20 V ) to switch analog signals to $20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=20 \mathrm{~V}\right)$. Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.

### 8.4 Device Functional Modes

Table 1. Truth Table ${ }^{(1)}$

| INPUT STATES |  |  |  | ON CHANNEL(S) |
| :---: | :---: | :---: | :---: | :---: |
| INHIBIT | C | B | A |  |
| CD4051B |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | X | X | X | None |
| CD4052B |  |  |  |  |
| 0 |  | 0 | 0 | 0x, 0y |
| 0 |  | 0 | 1 | 1x, 1y |
| 0 |  | 1 | 0 | $2 \mathrm{x}, 2 \mathrm{y}$ |
| 0 |  | 1 | 1 | $3 \mathrm{x}, 3 \mathrm{y}$ |
| 1 |  | X | X | None |
| CD4053B |  |  |  |  |
| 0 | X | X | 0 | ax |
| 0 | X | X | 1 | ay |
| 0 | X | 0 | X | bx |
| 0 | X | 1 | X | by |
| 0 | 0 | X | X | cx |
| 0 | 1 | X | X | cy |
| 1 | X | X | X | None |

(1) $X=$ Don't Care

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The CD405xB multiplexers and demuliplexers can be used for a wide variety of applications.

### 9.2 Typical Application

One application of the CD4051B is to use it in conjunction with a microcontroller to poll a keypad. Figure 29 shows the basic schematic for such a polling system. The microcontroller uses the channel select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This is a very robust setup, allowing for multiple simultaneous key-presses with very little power consumption. It also utilizes very few pins on the microcontroller. The down side of polling is that the microcontroller must continually scan the keys for a press and can do little else during this process.


Figure 29. The CD4051B Being Used to Help Read Button Presses on a Keypad.

### 9.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

## Typical Application (continued)

### 9.2.2 Detailed Design Procedure

1. Recommended Input Conditions

- For switch time specifications, see propagation delay times in Electrical Characteristics.
- Inputs should not be pushed more than 0.5 V above $\mathrm{V}_{\mathrm{DD}}$ or below $\mathrm{V}_{\mathrm{EE}}$.
- For input voltage level specifications for control inputs, see $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ in Electrical Characteristics.

2. Recommended Output Conditions

- Outputs should not be pulled above $\mathrm{V}_{\mathrm{DD}}$ or below $\mathrm{V}_{\mathrm{EE}}$.

3. Input/output current consideration: The CD405xB series of parts do not have internal current drive circuitry and thus cannot sink or source current. Any current will be passed through the device.

### 9.2.3 Application Curve



Figure 30. ON Characteristics for 1 of 8 Channels (CD4051B)

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Electrical Characteristics.

Each $\mathrm{V}_{\mathrm{CC}}$ terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a $0.1-\mu \mathrm{F}$ bypass capacitor is recommended. If there are multiple pins labeled $\mathrm{V}_{\mathrm{cc}}$, then a $0.01-\mu \mathrm{F}$ or $0.022-\mu \mathrm{F}$ capacitor is recommended for each $\mathrm{V}_{\mathrm{cc}}$ because the $\mathrm{V}_{\mathrm{cc}}$ pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example $\mathrm{V}_{c c}$ and $\mathrm{V}_{\mathrm{DD}}$, a $0.1-\mu \mathrm{F}$ bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. $0.1-\mu \mathrm{F}$ and $1-\mu \mathrm{F}$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 11 Layout

### 11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a $90^{\circ}$ angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace - resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 31 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

### 11.2 Layout Example

BETTER


BEST


Figure 31. Trace Example

## 12 Device and Documentation Support

### 12.1 Documentation Support

### 12.1.1 Related Documentation

- Implications of Slow or Floating CMOS Inputs, SCBA004


### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE \& BUY | TECHNICAL <br> DOCUMENTS |  <br> SOFTWARE |  <br> COMMUNITY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CD4051B | Click here | Click here | Click here | Click here | Click here |
| CD4052B | Click here | Click here | Click here | Click here | Click here |
| CD4053B | Click here | Click here | Click here | Click here | Click here |

### 12.3 Trademarks

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. INSTRUMENTS
www.ti.com
29-Jul-2017

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking $(4 / 5)$ | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7901502EA | ACTIVE | CDIP | $J$ | 16 | 1 | TBD | A42 | N/ A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 7901502EA } \\ & \text { CD4052BF3A } \end{aligned}$ | Samples |
| 8101801EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N/ A for Pkg Type | -55 to 125 | 8101801EA CD4053BF3A | Samples |
| CD4051BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU \| CU SN | N / A for Pkg Type | -55 to 125 | CD4051BE | Samples |
| CD4051BEE3 | PREVIEW | PDIP | N | 16 | 25 | TBD | Call TI | Call TI | -55 to 125 | CD4051BE |  |
| CD4051BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free <br> (RoHS) | CU NIPDAU | N/ A for Pkg Type | -55 to 125 | CD4051BE | Samples |
| CD4051BF | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD4051BF | Samples |
| CD4051BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD4051BF3A | Samples |
| CD4051BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4051BM | Samples |
| CD4051BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU \| CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4051BM | Samples |
| CD4051BM96G3 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no Sb/Br) | CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4051BM | Samples |
| CD4051BM96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4051BM | Samples |
| CD4051BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4051BM | Samples |
| CD4051BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4051BM | Samples |
| CD4051BNSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4051B | Samples |
| CD4051BNSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4051B | Samples |
| CD4051BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM051B | Samples |
| CD4051BPWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM051B | Samples |
| CD4051BPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM051B | Samples |

## PACKAGE OPTION ADDENDUM

29-Jul-2017

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4051BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU \| CU SN | Level-1-260C-UNLIM | -55 to 125 | CM051B | Samples |
| CD4051BPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM051B | Samples |
| CD4052BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU \| CU SN | N / A for Pkg Type | -55 to 125 | CD4052BE | Samples |
| CD4052BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD4052BE | Samples |
| CD4052BF | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD4052BF | Samples |
| CD4052BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 7901502EA } \\ & \text { CD4052BF3A } \end{aligned}$ | Samples |
| CD4052BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU \| CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BM96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BM96G3 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BM96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052BM | Samples |
| CD4052BNSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052B | Samples |
| CD4052BNSRG4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4052B | Samples |
| CD4052BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM052B | Samples |
| CD4052BPWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM052B | Samples |
| CD4052BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU \| CU SN | Level-1-260C-UNLIM | -55 to 125 | CM052B | Samples |

## PACKAGE OPTION ADDENDUM

29-Jul-2017

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking $\qquad$ <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4052BPWRG3 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM | -55 to 125 | CM052B | Samples |
| CD4052BPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM052B | Samples |
| CD4053BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | -55 to 125 | CD4053BE | Samples |
| CD4053BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type | -55 to 125 | CD4053BE | Samples |
| CD4053BF | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD4053BF | Samples |
| CD4053BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N/ A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 8101801EA } \\ & \text { CD4053BF3A } \\ & \hline \end{aligned}$ | Samples |
| CD4053BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU \| CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BM96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BM96G3 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no Sb/Br) | CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BM96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4053M | Samples |
| CD4053BNSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4053B | Samples |
| CD4053BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM053B | Samples |
| CD4053BPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM053B | Samples |
| CD4053BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU \| CU SN | Level-1-260C-UNLIM | -55 to 125 | CM053B | Samples |
| CD4053BPWRG3 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM | -55 to 125 | CM053B | Samples |


| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4053BPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM053B | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Tl may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4051B, CD4051B-MIL, CD4052B, CD4052B-MIL, CD4053B, CD4053B-MIL :

- Catalog: CD4051B, CD4052B, CD4053B
- Automotive: CD4051B-Q1, CD4051B-Q1, CD4053B-Q1, CD4053B-Q1
- Military: CD4051B-MIL, CD4052B-MIL, CD4053B-MIL

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications


## TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel <br> Width <br> W1 (mm) | $\underset{(\mathrm{mm})}{\mathrm{AO}}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4051BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4051BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4051BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4051BM96G3 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4051BM96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4051BM96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4051BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4051BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4051BPWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4052BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4052BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4052BM96G3 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4052BM96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4052BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4052BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4052BPWRG3 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4052BPWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4053BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |


| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 (mm) | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4053BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4053BM96G3 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4053BM96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4053BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4053BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4053BPWRG3 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4053BPWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4051BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4051BM96 | SOIC | D | 16 | 2500 | 367.0 | 367.0 | 38.0 |
| CD4051BM96 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD4051BM96G3 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD4051BM96G4 | SOIC | D | 16 | 2500 | 367.0 | 367.0 | 38.0 |
| CD4051BM96G4 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4051BPWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD4051BPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD4051BPWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD4052BM96 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4052BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4052BM96G3 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD4052BM96G4 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4052BPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD4052BPWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD4052BPWRG3 | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD4052BPWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD4053BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4053BM96 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD4053BM96G3 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD4053BM96G4 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4053BPWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD4053BPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD4053BPWRG3 | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD4053BPWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
D Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Tl's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.
Tl's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate Tl products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.
Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such Tl Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify Tl and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

