

Fully-Integrated, Fixed-Frequency, Low-Jitter Crystal Oscillator Clock Generator

FEATURES

- Single 3.3-V Supply
- High-Performance Clock Generator, Incorporating Crystal Oscillator Circuitry with Integrated Frequency Synthesizer
- Low Output Jitter: As low as 380 fs (RMS integrated between 10 kHz to 20 MHz)
- Low Phase Noise at 312.5 MHz:
 - Less than –120 dBc/Hz at 10 kHz and
 –147 dBc/Hz at 10-MHz offset from carrier
- Supports Crystal or LVCMOS Input Frequencies at 31.25 MHz, 33.33 MHz, and 35.42 MHz
- Output Frequencies: 100 MHz, 106.25 MHz, 125 MHz, 156.25 MHz, 212.5 MHz, 250 MHz, and 312.5 MHz
- Differential Low-Voltage Positive Emitter Coupled Logic (LVPECL) Outputs
- Fully-Integrated Voltage-Controlled Oscillator (VCO): Runs from 1.75 GHz to 2.35 GHz
- Typical Power Consumption: 300 mW
- Chip Enable Control Pin
- Available in 4-mm × 4-mm QFN-24 Package
- ESD Protection Exceeds 2 kV (HBM)
- Industrial Temperature Range: –40°C to +85°C

APPLICATIONS

Low-Cost, Low-Jitter Frequency Multiplier

DESCRIPTION


The CDC421Axxx is high-performance, low-phase-noise clock generator. It has an integrated low-noise, LC-based voltage-controlled oscillator (VCO) that operates within the 1.75 GHz to 2.35 GHz frequency range. It has an integrated crystal oscillator that operates in conjunction with an external AT-cut crystal to produce a stable frequency reference for a qool (PLL)-based phase-locked frequency synthesizer. The output frequency (f_{OUT}) is proportional to the frequency of the input crystal (f_{XTAL}) .

The device operates in 3.3-V supply environment and is characterized for operation from -40°C to +85°C. The CDC421Axxx is available in a QFN-24 4-mm × 4-mm package.

The CDC421Axxx differs from the CDC421xxx in the following ways:

Device Startup

The CDC421Axxx has an improved startup circuit to enable correct operation for all power-supply ramp times.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SCAS875-MAY 2009 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS(1)

PRODUCT	INPUT FREQUENCY OR CRYSTAL VALUE (MHz)	OUTPUT FREQUENCY FOR SPECIFIED INPUT FREQUENCY (MHz)	PACKAGE- LEAD	PACKAGE MARKING	ORDERING INFORMATION	TRANSPORT MEDIA, QUANTITY
CDC421A100	33.3333	100.00	QFN-24	421A100	CDC421A100RGET	Tape and reel, 250
CDC421A100	33.3333	100.00	QFN-24	421A100	CDC421A100RGER	Tape and reel, 2500
CDC421 \ 1.06	25 4467	106.25	QFN-24	421 \ 406	CDC421A106RGET	Tape and reel, 250
CDC421A106	35.4167	106.25	QFN-24	421A106	CDC421A106RGER	Tape and reel, 2500
CDC421A125	24.2500	125.00	QFN-24	421A125	CDC421A125RGET	Tape and reel, 250
CDC421A125	31.2500	125.00	QFN-24	421A125	CDC421A125RGER	Tape and reel, 2500
CDC421A156	31.2500	156.25	QFN-24	421A156	CDC421A156RGET	Tape and reel, 250
CDC421A156	31.2500	156.25	QFN-24	421A156	CDC421A156RGER	Tape and reel, 2500
CDC421A212	35.4167	212.50	QFN-24	421A212	CDC421A212RGET	Tape and reel, 250
CDC421A212	35.4167	212.50	QFN-24	421A212	CDC421A212RGER	Tape and reel, 2500
CDC421A250	31.2500	250.00	QFN-24	421A250	CDC421A250RGET	Tape and reel, 250
CDC421A250	31.2500	250.00	QFN-24	421A250	CDC421A250RGER	Tape and reel, 2500
CDC424 A242	24.2500	242.50	QFN-24	424 4 24 2	CDC421A312RGET	Tape and reel, 250
CDC421A312	31.2500	312.50	QF11-24	421A312	CDC421A312RGER	Tape and reel, 2500

⁽¹⁾ For the most current specifications and package information, see the Package Option Addendum located at the end of this data sheet or refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	CDC421Axxx	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.5 to 4.6	V
VI	Voltage range for all other input pins ⁽²⁾	-0.5 to V _{CC} to +0.5	V
Io	Output current for LVPECL	-50	mA
ESD	Electrostatic discharge (HBM)	2	kV
T _A	Specified free-air temperature range (no airflow)	-40 to +85	°C
TJ	Maximum junction temperature	+125	°C
T _{STG}	Storage temperature range	-65 to +150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating condition is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3.0	3.30	3.60	٧
T _A	Ambient temperature (no airflow, no heatsink)	-40		+85	ů

⁽²⁾ All voltage values are with respect to network ground terminal.



ELECTRICAL CHARACTERISTICS

Over recommended operating conditions (unless otherwise noted).

			CD			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		3.00	3.30	3.60	V
I _{VCC}	Total current			91	110	mA
LVPECL OU	TPUT		·			
f _{CLK}	Output frequency		100		312.5	MHz
V _{OH}	LVPECL high-level output voltage		V _{CC} - 1.20	V _C	_C – 0.81	V
V _{OL}	LVPECL low-level output voltage		V _{CC} - 2.17	V _C	_C – 1.36	V
V _{OD}	LVPECL differential output voltage		407		1076	mV
t _R	Output rise time	20% to 80% of V _{OUT(PP)}		230		ps
t _F	Output fall time	20% to 80% of V _{OUT(PP)}		230		ps
	Duty cycle of the output waveform		45		55	%
t _j	RMS jitter	10 kHz to 20 MHz			1	ps, RMS
LVCMOS IN	PUT					
V _{IL, CMOS}	Low-level CMOS input voltage	V _{CC} = 3.3 V		0	.3 × V _{CC}	V
V _{IH, CMOS}	High-level CMOS input voltage	V _{CC} = 3.3 V	0.7 × V _{CC}			V
I _{L, CMOS}	Low-level CMOS input current	$V_{CC} = V_{CC, max}, V_{IL} = 0.0 \text{ V}$			-200	μΑ
I _{H, CMOS}	High-level CMOS input current	$V_{CC} = V_{CC, min}, V_{IH} = 3.7 \text{ V}$			200	μΑ

FUNCTIONAL BLOCK DIAGRAM





Figure 1. CDC421Axxx: High-Level Block Diagram



DEVICE INFORMATION

RGE PACKAGE QFN-24 (TOP VIEW)



CDC421Axxx Pin Descriptions

TERM	IINAL		ESD	
NAME	NO.	TYPE	PROTECTION	DESCRIPTION
V _{CC}	16, 17	Power	Y	3.3-V power supply
GND	8, 9	Ground	Υ	Ground
XIN1	21	I	Υ	In crystal input mode, connect XIN1 to one end of the crystal and XIN2 to the
XIN2	22	I	N	other end of the crystal. In LVCMOS single-ended driven mode, XIN1 (pin 21) acts as input reference and XIN2 should connect to GND.
CE	1	I	Y	Chip enable (LVCMOS input) CE = 1 enables the device and the outputs. CE = 0 disables all current sources (LVPECLP = LVPECLN = Hi-Z).
OUTP	10	0	Y	High-speed positive differential LVPECL output. (Outputs are enabled by CE pin.)
OUTN	7	0	Y	High-speed negative differential LVPECL output. (Outputs are enabled by CE pin.)
NC	2–6, 11–15, 18–20, 23, 24		Y	TI test pin. Do not connect; leave floating.



JITTER CHARACTERISTICS IN INPUT CLOCK MODE

Jitter characterization tests are performed using an LVCMOS input signal driving the CDC421Axxx device, as Figure 2 illustrates.




Figure 2. Jitter Test Configuration for an LVTTL Input Driving CDC421Axxx

When the CDC421Axxx is referenced by an external, clean LVCMOS input of 31.25 MHz, 33.33 MHz, and 35.4167 MHz, Table 1 to Table 7 list the measured SSB phase noise of all the outputs supported by the CDC421Axxx device (100 MHz, 106.25 MHz, 125 MHz, 156.25 MHz, 212.5 MHz, 250 MHz, and 312.5 MHz) from 100 Hz to 20 MHz from the carrier.

Table 1. Phase Noise Data with LVCMOS Input of 33.3333 MHz and LVPECL Output at 100.00 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-111		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-121		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-131		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-133		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-142		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-149		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-149		dBc/Hz
J _{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		507		fs
T _j	Total jitter		35.33		ps
D _i	Deterministic jitter		11.54		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 33.3333 MHz, output frequency = 100.00 MHz.

Table 2. Phase Noise Data with LVCMOS Input of 35.4167 MHz and LVPECL Output at 106.25 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-112		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-121		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-125		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-129		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-142		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-151		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-151		dBc/Hz
J_{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		530		fs
T _j	Total jitter		30.39		ps
Dj	Deterministic jitter		11		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 35.4167 MHz, output frequency = 106.25 MHz.

SCAS875-MAY 2009 www.ti.com

Table 3. Phase Noise Data with LVCMOS Input of 31.2500 MHz and LVPECL Output at 125.00 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-108		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-118		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-127		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-130		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-139		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-147		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-147		dBc/Hz
J _{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		529		fs
Tj	Total jitter		47.47		ps
D _j	Deterministic jitter		25.2		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 31.2500 MHz, output frequency = 125.00 MHz.

Table 4. Phase Noise Data with LVCMOS Input of 31.2500 MHz and LVPECL Output at 156.25 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-106		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-117		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-126		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-128		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-139		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-147		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-147		dBc/Hz
J _{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		472		fs
Tj	Total jitter		31.54		ps
D _j	Deterministic jitter		9.12		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 31.2500 MHz, output frequency = 156.25 MHz.

Table 5. Phase Noise Data with LVCMOS Input of 35.4167 MHz and LVPECL Output at 212.50 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-105		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-115		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-119		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-123		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-135		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-148		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-148		dBc/Hz
J_{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		512		fs
T _j	Total jitter		33.96		ps
Dj	Deterministic jitter		13.78		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 35.4167 MHz, output frequency = 212.50 MHz.



Table 6. Phase Noise Data with LVCMOS Input of 31.2500 MHz and LVPECL Output at 250.00 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-105		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-112		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-121		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-124		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-134		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-148		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-149		dBc/Hz
J _{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		420		fs
T _j	Total jitter		36.98		ps
D _j	Deterministic jitter		18.52		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 31.2500 MHz, output frequency = 250.00 MHz.

Table 7. Phase Noise Data with LVCMOS Input of 31.2500 MHz and LVPECL Output at 312.50 MHz⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz		-102		dBc/Hz
phn _{1k}	Phase noise at 1 kHz		-111		dBc/Hz
phn _{10k}	Phase noise at 10 kHz		-120		dBc/Hz
phn _{100k}	Phase noise at 100 kHz		-123		dBc/Hz
phn _{1M}	Phase noise at 1 MHz		-135		dBc/Hz
phn _{10M}	Phase noise at 10 MHz		-147		dBc/Hz
phn _{20M}	Phase noise at 20 MHz		-147		dBc/Hz
J _{RMS}	RMS jitter integrated from 12 kHz to 20 MHz		378		fs
Tj	Total jitter		29.82		ps
D _j	Deterministic jitter		11		ps

⁽¹⁾ Phase noise specifications under following conditions: input frequency = 31.2500 MHz, output frequency = 312.50 MHz.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CDC421A100RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 100	Samples
CDC421A100RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 100	Samples
CDC421A106RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 106	Samples
CDC421A106RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 106	Samples
CDC421A125RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 125	Samples
CDC421A125RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	421A 125	Samples
CDC421A156RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 156	Samples
CDC421A156RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	421A 156	Samples
CDC421A212RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 212	Samples
CDC421A212RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 212	Samples
CDC421A250RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 250	Samples
CDC421A250RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 250	Samples
CDC421A312RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 312	Samples
CDC421A312RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	421A 312	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

11-Apr-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC421A100RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A100RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A106RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A106RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A125RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A125RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A156RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A156RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A212RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A212RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A250RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A250RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A312RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDC421A312RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC421A100RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A100RGET	VQFN	RGE	24	250	210.0	185.0	35.0
CDC421A106RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A106RGET	VQFN	RGE	24	250	210.0	185.0	35.0
CDC421A125RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A125RGET	VQFN	RGE	24	250	210.0	185.0	35.0
CDC421A156RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A156RGET	VQFN	RGE	24	250	210.0	185.0	35.0
CDC421A212RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A212RGET	VQFN	RGE	24	250	210.0	185.0	35.0
CDC421A250RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A250RGET	VQFN	RGE	24	250	210.0	185.0	35.0
CDC421A312RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CDC421A312RGET	VQFN	RGE	24	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.