

THREE PLLs BASED CLOCK GENERATOR FOR DIGITAL TV APPLICATIONS

FEATURES

- High Performance Clock Generator
- Clock Input Compatible With LVCMOS/LVTTL
- Requires a 54-MHz Input Clock to Generate Multiple Output Frequencies
- Low Jitter for Clock Distribution
- Generates the Following Clocks:
 - VIDCLK 74.175824 MHz/54 MHz (Buffered)
 - AUDCLK 16.9344 MHz/12.288 MHz
 - CPUCLK 64 MHz
 - ASICCLK 32 MHz
 - USBCLK 48 MHz
 - MCCLK 38.4 MHz/19.2 MHz/12 MHz
- Operates From Single 3.3-V Supply
- Low Peak-to-Peak Period Jitter (150 ps Max)
- PLLs Are Powered Down, if No Valid REF_IN Clock (< 5 MHz) is Detected or the V_{DD} is Below 2 V
- PLL Loop Filter Components Integrated
- Packaged in TSSOP (PW) 20-Pin Package
- Industrial Temperature Range -40°C to 85°C Applications

APPLICATIONS

• Digital Television With a Memory Card Interface

DESCRIPTION

The CDC5806 is a clock generator which synthesizes video clocks, audio clocks, CPU clock, ASIC clock, USB clock, and a memory card clock from a 54-MHz system clock.

Three phase-locked loops (PLLs) are used to generate the different frequencies from the system clock. On-chip loop filters and internal feedback eliminate the need for external components.

Since the CDC5806 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLLs. The PLL stabilization time begins after the reference clock input has a stable phase and frequency.

The device operates from a single 3.3-V supply voltage. The CDC5806 device is characterized for operation from -40°C to 85° C.

PW PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


CDC5806

Þ



SCAS760A-MARCH 2004-REVISED JULY 2004

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



FUNCTIONAL BLOCK DIAGRAM

SCAS760A-MARCH 2004-REVISED JULY 2004

Terminal Functions

TERM	INAL	ТҮРЕ	DESCRIPTION
NAME	NO	ITPE	DESCRIPTION
REF_IN	2	I LVCMOS	Reference frequency input
VIDSEL	1	I LVCMOS	VIDSEL select input for VIDCLK. It selects between 74.175824 MHz from PLL1 and buffered input frequency of 54 MHz, 100k 100k pull to mid-level.
AUDSEL	9	I LVCMOS	AUDSEL select input for AUDCLK. It selects between 16.9344 MHz and 12.288 MHz from PLL2, 100k 100k pull to mid level.
MCSEL	10	I LVCMOS	MCSEL select input for MCCLK. It selects from 38.4 MHz, 19.2 MHz, and 12 MHz from PLL3, 100k 100k pull to mid level.
VIDCLK	4	O LVCMOS	VIDCLK output 74.175824 MHz or 54 MHz
AUDCLK	7	O LVCMOS	AUDCLK output 16.9344 MHz or 12.288 MHz
CPUCLK	17	O LVCMOS	CPUCLK output 64 MHz
ASICCLK	20	O LVCMOS	ASICCLK output 32 MHz
USBCLK	14	O LVCMOS	USBCLK output 48 MHz
MCCLK	4	O LVCMOS	MCCLK output 38.4 MHz / 19.2 MHz / 12 MHz
VDD_PLL1	3	Power	3.3-V supply for PLL1 and VIDCLK
VDD_PLL2	6	Power	3.3-V supply for PLL2 and AUDCLK
VDD_PLL3	13, 16, 19	Power	3.3-V supply for PLL3 and CPUCLK, ASICCLK, USBCLK, and MCCLK
VSS_PLL1	5	Ground	Ground for PLL1 and VIDCLK
VSS_PLL2	8	Ground	Ground for PLL2 and AUDCLK
VSS_PLL3	12, 15, 18	Ground	Ground for PLL3 and CPUCLK, ASICCLK, USBCLK, and MCCLK

FUNCTIONAL DESCRIPTION OF THE LOGIC

Table 1. Select Function for Video, Audio, CPU, ASIC, and USB Clocks

VIDSEL	AUDSEL	VIDCLK	AUDCLK	CPUCLK	ASICCLK	USBCLK	Unit
L	L	54 (buffered)	12.288	64	32	48	MHz
L	М	Reserved	Reserved	64	32	48	MHz
L	Н	54 (buffered)	16.9344	64	32	48	MHz
М	L	Reserved	Reserved	64	32	48	MHz
М	М	Reserved	Reserved	REFCLK/3	REFCLK/6	REFCLK/4	MHz
М	Н	Reserved	Reserved	64	32	48	MHz
Н	L	74.175824	12.288	64	32	48	MHz
Н	М	Reserved	Reserved	64	32	48	MHz
Н	Н	74.175824	16.9344	64	32	48	MHz

Table 2.	Select	Function	for	МС	Clock
10.010 11					0.00.

MCSEL	MCCLK	MCCLK if VIDSEL = M and AUDSEL = M	UNIT
Н	12 MHz	REFCLK/16	MHz
М	38.4 MHz	REFCLK/5	MHz
L	19.2 MHz	REFCLK/10	MHz

SCAS760A-MARCH 2004-REVISED JULY 2004



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted)⁽¹⁾

Supply voltage range, V _{DD}	0.5 V to 4.6 V
Input voltage range, V ₁ ⁽²⁾	0.5 V to VDD + 0.5 V
Output voltage range, V _O ⁽²⁾	0.5 V to VDD + 0.5 V
Input current ($V_I < 0, V_I > V_{DD}$)	±20 mA
Continuous output current, I _O	±50 mA
Package thermal impedance, $\Theta_{JA}^{(3)}$: TSSOP20 package	104 C/W
Storage temperature range T _{stg}	65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51 (no airflow condition) and JEDEC2S1P (high-k board).

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	МАХ	UNIT
V _{DD}	Supply voltage	3	3.3	3.6	V
T _A	Operating free-air temperature	-40		85	°C
V _{IL}	Low-level input voltage REF_IN			0.3 V _{DD}	V
V _{I thresh}	Input voltage threshold REF_IN		0.5 V _{DD}		V
V _{IH}	High-level input voltage REF_IN	0.7 V _{DD}			V
V _{IL(L)}	Three level input low for control inputs			0.13 V _{DD}	V
V _{IM(M)}	Three level input mid for control inputs	0.4 V _{DD}		0.6 V _{DD}	V
V _{IH(H)}	Three level input high for control inputs	0.87 V _{DD}			V
I _{ОН}	High-level output current LVCMOS			-8	mA
I _{OL}	Low-level output current LVCMOS			8	mA
VI	Input voltage range LVCMOS	0		3.6	V
CL	Output load LVCMOS	5		10	pF

TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

	PARAMETER	MIN	NOM	MAX	UNIT
REF_IN	REQUIREMENTS				
f _{CLK_IN}	LVCMOS REF_IN clock input frequency		54		MHz
t _r / t _f	Rise and fall time REF_IN signal (20% to 80%)			4	ns
duty _{REF}	Duty cycle of REF_IN (VDD/2)	40%		60%	
AUDSEL	., VIDSEL, MCSEL REQUIREMENTS				
t _r / t _f	Rise and fall time (20% to 80%)			4	ns
t ₁	Transitional time between AUDSEL and VIDSEL control pins ⁽¹⁾	6			ns

(1) If VIDSEL and AUDSEL are switched from from one state to another state at the same time, then the CPUCLK, ASICCLK, USBCLK, or MCCLK are affected. This is due to the selected reserved mode with VIDSEL = M and AUDSEL = M. This mode causes the PLL3 to be bypassed and the REFCLK will be seen with the appropriate divider ratios at the correspondent outputs. TEXAS INSTRUMENTS www.ti.com

SCAS760A-MARCH 2004-REVISED JULY 2004

DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	2	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
OVER	ALL		•							
I _{CC}	Supply current		Test load		35	45	mA			
I _{CC(ST)}	Standby current		f _{IN} = 0 MHz, V _{DD} = 3.6 V			1.1	mA			
V _{PUC}	Supply voltage threshold for po	ower up control circuit			2		V			
LVCMO	os		•							
V _{IK}	LVCMOS input voltage		$V_{DD} = 3 V, I_I = -18 mA$			-1.2	V			
I _I	REF_IN input current		$V_{I} = 0 V \text{ or } V_{DD}$			±5	μA			
I _I	SELECT input current		$V_{I} = 0 V \text{ or } V_{DD}$			±55	μA			
V _{OH}	High-level output voltage		$V_{DD} = MIN$ to MAX, $I_{OH} = -5$ mA	V _{DD} – 0.4			V			
V _{OL}	Low-level output voltage		$V_{DD} = MIN$ to MAX, $I_{OL} = 5$ mA			0.4	V			
			$V_{DD} = 3 \text{ V}, \text{ V}_{O} = V_{DD} - 0.4 \text{ V}$	-5						
I _{OH}	High-level output current		$V_{DD} = 3.3 \text{ V}, \text{ V}_{O} = 1.65 \text{ V}$		-35		mA			
			$V_{DD} = 3.6 \text{ V}, V_{O} = 0.4 \text{ V}$			-75	-75			
			$V_{DD} = 3 \text{ V}, \text{ V}_{O} = 0.4 \text{ V}$	5						
I _{OL}	Low-level output current		$V_{DD} = 3.3 \text{ V}, V_{O} = 1.65 \text{ V}$		35		mA			
			$V_{DD} = 3.6 \text{ V}, V_{O} = V_{DD} - 0.4 \text{V}$			75				
AC							_			
CI	Input capacitance (Ref_IN)				2		pF			
f _{err}	Output accuracy VIDCLK, CPL USBCLK, MCCLK (38.4 MHz,		See Note ⁽¹⁾			±1	ppm			
f _{err}	Output accuracy AUDCLK (16.	9344 MHz, 12.288 MHz)	See Note ⁽¹⁾			±40	ppm			
tL	PLL start up lock time		See Figure 2			0.5	ms			
t _{L(ω)}	PLL lock time after frequency of	hange on AUDCLK	See Figure 2			0.5	ms			
odc	Duty cycle for MCCLK		Threshold = VDD/2	47%	50%	53%				
odc	Duty cycle for VIDCLK, AUDCI USBCLK	K, CPUCLK, ASICCLK,	Threshold = VDD/2	45%	50%	55%				
t _r /t _f	Rise and fall time of the output		20%–80% of V _O			2	ns			
		VIDCLK (74.175824 MHz)			75	150				
		CPUCLK (64 MHz)	1		60	150				
		USBCLK (48 MHz)	1		65	150				
		MCCLK (38.4 MHz)	1		65	150				
t _{jit(per)}	Peak-to-peak period jitter for	ASICCLK (32 MHz)	10,000 cycles		60	150	ps			
		MCCLK (19.2 MHz)	1		70	150				
		AUDCLK (16.9344 MHz)	1		75	150				
		AUDCLK (12.288 MHz)	1		85	150				
		MCCLK (12 MHz)	1		65	150				

(1) This parameter is assured by design as a result of the chosen settings of the internal dividers in the PLL's.

CDC5806

SCAS760A-MARCH 2004-REVISED JULY 2004










Figure 2. Timing Diagram of PLL Lock Time of Audio Clock



4-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDC5806PW	LIFEBUY	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDC5806	
CDC5806PWG4	LIFEBUY	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDC5806	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

4-Aug-2017

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated