CDCR83A

SCAS811-AUGUST 2005



FEATURES

ISTRUMENTS www.ti.com

- 400-MHz Differential Clock Source for Direct Rambus[™] Memory Systems for an 800-MHz **Data Transfer Rate**
- Fail-Safe Power Up Initialization
- Synchronizes the Clock Domains of the **Rambus Channel With an External System or** Processor Clock
- **Three Power Operating Modes to Minimize** Power for Mobile and Other Power-Sensitive Applications
- **Operates From a Single 3.3-V Supply and** 120 mW at 300 MHz (Typ)
- Packaged in a Shrink Small-Outline Package (DBQ)
- Supports Frequency Multipliers: 4, 6, 8, 16/3
- No External Components Required for PLL
- Supports Independent Channel Clocking
- Spread Spectrum Clocking Tracking . **Capability to Reduce EMI**
- Designed for Use With TI's 133-MHz Clock Synthesizers CDC924 and CDC921
- Cycle-Cycle Jitter Is Less Than 50 ps at 400 MHz
- Certified by Gigatest Labs to Exceed the **Rambus DRCG Validation Requirement**
- Supports Industrial Temperature Range of –40°C to 85°C

DESCRIPTION

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DIRECT RAMBUS, Rambus are trademarks of Rambus Inc.

	(TOP VIEV	V)	
V _{DD} IR [1 ⁰	24] S0
REFCLK	2	23] S1
V _{DD} P [3	22	V _{DD} O
GNDP [4	21] GNDO
GNDI [5	20] CLK
PCLKM	6	19] NC
SYNCLKN	7	18] CLKB
GNDC [8	17] GNDO
V _{DD} C	9	16] v _{dd} o
V _{DD} IPD [10	15] MULTO
STOPB	11	14] MULT1
PWRDNB	12	13] S2

NC - No internal connection



TEXAS INSTRUMENTS www.ti.com

SCAS811-AUGUST 2005

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCR83A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCR83A is characterized for operation over free-air temperatures of -40°C to 85°C.



FUNCTIONAL BLOCK DIAGRAM

FUNCTION TABLE⁽¹⁾

MODE	S0	S1	S2	CLK	CLKB
Normal	0	0	0	Phase aligned clock	Phase aligned clock B
Bypass	1	0	0	PLLCLK	PLLCLKB
Test	1	1	0	REFCLK	REFCLKB
Output test (OE)	0	1	х	Hi-Z	Hi-Z
Reserved	0	0	1	-	-
Reserved	1	0	1	-	-
Reserved	1	1	1	Hi-Z	Hi-Z

(1) X = don't care, Hi-Z = high impedance

TERMINAL FUNCTIONS

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
CLK	20	0	Output clock				
CLKB	18	0	Output clock (complement)				
GNDC	8		GND for phase aligner				
GNDI	5		GND for control inputs				
GNDO	17, 21		GND for clock outputs				
GNDP	4		GND for PLL				
MULTO	15	I	PLL multiplier select				
MULT1	14	I	PLL multiplier select				
NC	19		Not used				
PCLKM	6	I	Phase detector input				
PWRDNB	12	I	Active low power down				
REFCLK	2	I	Reference clock				
S0	24	I	Mode control				
S1	23	I	Mode control				
S2	13	I	Mode control				
STOPB	11	I	Active low output disable				
SYNCLKN	7	I	Phase detector input				
V _{DD} C	9		V _{DD} for phase aligner				
V _{DD} IPD	10		Reference voltage for phase detector inputs and STOPB				
V _{DD} IR	1		Reference voltage for REFCLK				
V _{DD} O	16, 22		V _{DD} for clock outputs				
V _{DD} P	3		V _{DD} for PLL				



PLL DIVIDER SELECTION

Table 1 lists the supported REFCLK and BUSCLK frequencies. Other REFCLK frequencies are permitted, provided that (267 MHz < BUSCLK < 400 MHz) and (33 MHz < REFCLK < 100 MHz).

MULT0	MULT1	REFCLK (MHz)	MULTIPLY RATIO	BUSCLK ⁽¹⁾ (MHz)
0	0	67	4	267
0	1	50	6	300
0	1	67	6	400
1	1	33	8	267
1	1	50	8	400
1	0	67	16/3	356

Table 1. REFCLK and BUSCLK Frequencies

(1) BUSCLK will be undefined until a valid reference clock is available at REFCLK. After applying REFCLK, the PLL requires stabilization time to achieve phase lock.

Table 2. Clock Output Driver States

STATE	PWRDNB	STOPB	CLK	CLKB
Powerdown	0	Х	GND	GND
CLK stop	1	0	V _{X, STOP}	V _{X, STOP}
Normal	1	1	PACLK/PLLCLK/REFCLK ⁽¹⁾	PACLKB/PLLCLKB/REFCLKB

(1) Depending on the state of S0, S1, and S2

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		UNIT
V _{DD}	Supply voltage range ⁽²⁾	–0.5 V to 4 V
Vo	Output voltage range at any output terminal	–0.5 V to V _{DD} + 0.5 V
VI	Input voltage rangeat any input terminal	–0.5 V to V _{DD} + 0.5 V
	Continuous total power dissipation	See Dissipation Rating Table
T _A	Operating free-air temperature range	–40°C to 85°C
T _{stg}	Storage temperature range	–65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE $T_A = 25^{\circ}C^{(1)}$	POWER RATING	POWER RATING
DBQ	1400 mW	11 mW/°C	905 mW	740 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3.135	3.3	3.465	V
V _{IH}	High-level input voltage (CMOS)	$0.7 imes V_{DD}$			V
VIL	Low-level input voltage (CMOS)			$0.3 \times V_{\text{DD}}$	V
	Initial phase error at phase detector inputs (required range for phase aligner)	$-0.5 \times t_{c(\text{PD})}$		$0.5 \times t_{c(\text{PD})}$	V
VIL	REFCLK low-level input voltage			$0.3 \times V_{DD}IR$	V
VIH	REFCLK high-level input voltage	$0.7 imes V_{DD}IR$			V
V _{IL}	Input signal low voltage (STOPB)		0	$.3 \times V_{DD}$ IPD	V
VIH	Input signal high voltage (STOPB)	$0.7 imes V_{DD}$ IPD			V
	Input reference voltage for (REFCLK) (VDDIR)	1.235		3.465	V
	Input reference voltage for (PCLKM and SYSCLKN) (VDDIPD)	1.235		3.465	V
I _{OH}	High-level output current			-16	mA
I _{OL}	Low-level output current			16	mA
T _A	Operating free-air temperature	-40		85	°C

TIMING REQUIREMENTS

		MIN	MAX	UNIT
t _{c(in)} Input cycle time		10	40	ns
Input cycle-to-cycle jitter			250	ps
Input duty cycle over 10,000 cycles		40%	60%	
f _{mod} Input frequency modulation,		30	33	kHz
Modulation index, nonlinear maximum 0.5%			0.6%	
Phase detector input cycle time (PCLKM and SYNCLKM	1)	30	100	ns
SR Input slew rate		1	4	V/ns
Input duty cycle (PCLKM and SYNCLKN)		25%	75%	

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST COND	ITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{O(STOP)}	Output voltage during	CLK Stop (STOPB = 0)	See Figure 1	1.1		2			
V _{O(X)}	Output crossing-point	voltage	See Figure 1 and Figure 1	1.3		1.8	V		
Vo	Output voltage swing		See Figure 1		0.4		0.6	V	
V _{IK}	Input clamp voltage		VDD = 3.135 V,	I _I = -18 mA			-1.2	V	
			See Figure 1				2		
V _{OH}	High-level output volt	age	V_{DD} = min to max,	I _{OH} = -1 mA	V _{DD} - 0.1			V	
			V _{DD} = 3.135 V,	I _{OH} = -16 mA	2.4				
			See Figure 1		1			V	
V _{OL}	Low-level output volta	ige	V_{DD} = min to max,	I _{OH} = 1 mA			0.1		
			V _{DD} = 3.135 V,	I _{OH} = 16 mA			0.5		
			V _{DD} = 3.135 V,	$V_0 = 1 V$	-32	-52			
I _{OH} High-level output cur		ent	V _{DD} = 3.3 V,	V _O = 1.65 V		-51		mA	
			V _{DD} = 3.465 V,	V _O = 3.135 V		-14.5	-21		
			V _{DD} = 3.135 V,	V _O = 1.95 V	43	61.5			
I _{OL}	Low-level output current		V _{DD} = 3.3 V,	V _O = 1.65 V		65		mA	
			V _{DD} = 3.465 V,	$V_{O} = 0.4 V$		25.5	36		
I _{OZ}	High-impedance-state	e output current	S0 = 0, S1 = 1				±10	μA	
I _{OZ(STOP)}	High-impedance-state CLK stop	e output current during	Stop = 0, V_0 = GND or V_{DD}				±100	μΑ	
I _{OZ(PD)}	High-impedance-state	e output current in	PWRDNB = 0, V_0 =	$PWRDNB = 0, V_O = GND \text{ or } V_{DD}$			100	μA	
	High-level input	REFCLK, PCLKM, SYNCLKN, STOPB					10		
ЧН	current	PWRDNB, S0, S1, S2, MULT0, MULT1	- V _{DD} = 3.465 V,	$v_1 = v_{DD}$			10	μΑ	
	Low-level input	REFCLK, PCLKM, SYNCLKN, STOPB	N/ 0.405.V/				-10		
IIL	current	PWRDNB, S0, S1, S2, MULT0, MULT1	– V _{DD} = 3.465 V,	$V_1 = 0$			-10	μA	
_	0	High state	R _I at I _O - 14.5 mA to	–16.5 mA	15	35	50		
Zo	Output impedance	Low state	R _I at I _O 14.5 mA to 1	16.5 mA	11	17	35	Ω	
	. .			PWRDNB = 0			50	μA	
	Reference current	VDDIR, VDDIPD	$V_{DD} = 3.465 V$	PWRDNB = 1			0.5	mA	
CI	Input capacitance		$V_{I} = V_{DD}$ or GND			2		pF	
Co	Output capacitance		$V_{O} = V_{DD}$ or GND			3		pF	
I _{DD(PD)}	Supply current in pwo	er-down state	REFCLK = 0 MHz to PWDNB = 0, STOP	o 100 MHz, B = 1			100	μA	
IDD(CLKSTOP)	Supply current in CL	stop state	BUSCLK configured	for 400 MHz			30	mA	
IDD(NORMAL)	Supply current in norr	nal state	BUSCLK = 400 MHz	2			70	mA	

(1) (2) V_{DD} refers to any of the following; V_{DD} , $V_{DD}IPD$, $V_{DD}IR$, $V_{DD}O$, $V_{DD}C$, and $V_{DD}P$ All typical values are at V_{DD} = 3.3 V, T_A = 25°C.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMI	ETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{c(out)}	Clock output cycle time				2.5		3.75	ns
t _(jitter)			267 MHz				80	
	Total cycle jitter over 1, 2,	Infinite and stopped	300 MHz	See Figure 2			70	20
	3, 4, 5, or 6 clock cycles	phase alignment	356 MHz	See Figure 3			60	ps
			400 MHz				50	
t _(phase)	Phase detector phase error	ror for distributed loop		Static phase error ⁽²⁾	-100		100	ps
t _(phase, SSC)	PLL output phase error when tracking SSC			Dynamic phase error ⁽²⁾	-100		100	ps
	Output duty cycle over 10,0	000 cycles		See Figure 4	45%		55%	
			267 MHz				80	
	Output cycle-to-cycle duty	Infinite and stopped	300 MHz	Soo Figuro F			70	20
^L (DC, err)	cycle error	phase alignment	356 MHz	See Figure 5			60	μs
			400 MHz				50	
t _r , t _f	Output rise and fall times (measured at 20%–80% of output voltage)			See Figure 7	160		400	ps
Δt	Difference between rise an (20%–80%) $ t_f-t_r $	d fall times on a single	device	See Figure 7			100	ps

(1) All typical values are at V_{DD} = 3.3 V, T_A = 25 ^{\circ}C. (2) Assured by design

STATE TRANSITION LATENCY SPECIFICATIONS

	PARAMETER	FROM	то	TEST CONDITIONS	MIN TYP ⁽¹⁾ MAX	UNIT
t _(powerup)	Delay time, PWRDNB↑ to CLK/CLKB out- put settled (excluding t _(DISTLOCK))	Dowordowo	Normal	See Figure 8	3	
	Delay time, PWRDNB [↑] to internal PLL and clock are on and settled	Powerdown	Normai		3	ms
t _(VDDpowerup)	Delay time, power up to CLK/CLKB output settled	M	Normal	See Figure 8	3	
	Delay time, power up to internal PLL and clock are on and settled	VDD	normai		3	ms
t _(MULT)	MULT0 and MULT1 change to CLK/CLKB output resettled (excluding t _(DISTLOCK))	Normal	Normal	See Figure 9	1	ms
t _(CLKON)	STOPB [↑] to CLK/CLKB glitch-free clock edges	CLK Stop	Normal	See Figure 10	10	ns
t _(CLKSETL)	STOPB↑ to CLK/CLKB output settled to within 50 ps of the phase before STOPB was disabled	CLK Stop	Normal	See Figure 10	20	cycles
t _(CLKOFF)	STOPB \downarrow to CLK/CLKB output disabled	Normal	CLK Stop	See Figure 10	5	ns
t _(powerdown)	Delay time, PWRDNB↓ to the device in the power-down mode	Normal	Powerdown	See Figure 8	1	ms
t _(STOP)	Maximum time in CLKSTOP (STOPB = 0) before reentering normal mode (STOPB = 1)	STOPB	Normal	See Figure 10	100	μs
t _(ON)	Minimum time in normal mode (STOPB = 1) before reentering CLKSTOP (STOPB = 0)	Normal	CLK Stop	See Figure 10	100	ms
t(DISTLOCK)	Time from when CLK/CLKB output is settled to when the phase error between SYNCLKN and PCLKM falls within $t_{(phase)}$	Unlocked	Locked		5	ms

(1) All typical values are at V_{DD} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



Figure 1. Test Load and Voltage Definitions ($V_{O(STOP)}$, $V_{O(X)}$, V_{O} , V_{OH} , V_{OL})



Cycle-to-cycle jitter = $|t_{c(1)} - t_{c(2)}|$ over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



Cycle-to-cycle jitter = $|t_{c(3)} - t_{c(4)}|$ over 10000 consecutive cycles

Figure 3. Short Term Cycle-to-Cycle Jitter Over Four Cycles



Duty cycle = $(t_{pd(1)}/t_{c(5)})$

Figure 4. Output Duty Cycle

PARAMETER MEASUREMENT INFORMATION (continued)



Figure 9. MULT Transition Timings

PARAMETER MEASUREMENT INFORMATION (continued)







11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CDCR83ADBQ	ACTIVE	SSOP	DBQ	24	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCR83A	Samples
CDCR83ADBQG4	ACTIVE	SSOP	DBQ	24	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCR83A	Samples
CDCR83ADBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCR83A	Samples
CDCR83ADBQRG4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCR83A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCR83ADBOR	SSOP	DBQ	24	2500	330.0	16.4	65	90	21	8.0	16.0	01

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCR83ADBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated