











CSD97394Q4M

SLPS542 - JANUARY 2015

## **CSD97394Q4M Synchronous Buck NexFET™ Power Stage**

### **Features**

- 90% System Efficiency at 15 A
- Max Rated Continuous Current 20 A, Peak 45 A
- High Frequency Operation (up to 2 MHz)
- High Density SON 3.5 × 4.5 mm Footprint
- Ultra-Low Inductance Package
- System Optimized PCB Footprint
- Ultra-Low Quiescent (ULQ) Current Mode
- 3.3 V and 5 V PWM Signal Compatible
- Diode Emulation Mode with FCCM
- Input Voltages up to 24 V
- Tri-State PWM Input
- Integrated Bootsrap Diode
- **Shoot Through Protection**
- RoHS Compliant Lead Free Terminal Plating
- Halogen Free

## 2 Applications

- Ultrabook/Notebook DC/DC Converters
- Multiphase Vcore and DDR Solutions
- Point-of-Load Synchronous Buck in Networking. Telecom, and Computing Systems


## 3 Description


The CSD97394Q4M NexFET™ Power Stage is a highly-optimized design for use in a high-power, highdensity synchronous buck converter. This product integrates the driver IC and NexFET technology to complete the power stage switching function. The driver IC has a built-in selectable diode emulation function that enables DCM operation to improve light load efficiency. In addition, the driver IC supports ULQ mode that enables connected standby for Windows<sup>®</sup> 8. With the PWM input in tri-state, quiescent current is reduced to 130 µA, with immediate response. When SKIP# is held at tri-state, the current is reduced to 8 µA (typically 20 µs is required to resume switching). This combination produces a high current, high efficiency, and high speed switching device in a small 3.5 x 4.5 mm outline package. In addition, the PCB footprint is optimized to help reduce design time and simplify the completion of the overall system design.

### Device Information<sup>(1)</sup>

ORDER NUMBER	PACKAGE	MEDIA AND QTY
CSD97394Q4M	SON 3.5 x 4.5 mm	13-inch reel 2500
CSD97394Q4MT	Plastic Package	7-inch reel 250

(1) For all available packages, see the orderable addendum at the end of the data sheet.







## **Table of Contents**

1	Features 1	8 Application and Implementation
2	Applications 1	8.1 Application Information
3	Description 1	8.2 Typical Application
4	Revision History2	8.1 System Example1
5	Pin Configuration and Functions 3	9 Layout 14
6	Specifications4	9.1 Layout Guidelines1
•	6.1 Absolute Maximum Ratings	9.2 Layout Example 14
	6.2 ESD Ratings	9.3 Thermal Considerations 14
	6.3 Recommended Operating Conditions	10 Device and Documentation Support 15
	6.4 Thermal Information	10.1 Trademarks 15
	6.5 Electrical Characteristics	10.2 Electrostatic Discharge Caution 15
7	Detailed Description 6	10.3 Glossary1
•	7.1 Overview 6	11 Mechanical, Packaging, and Orderable
	7.2 Functional Block Diagram 6	Information 16
	7.3 Feature Description	11.1 Mechanical Drawing1
	7.4 Device Functional Modes 8	<ul><li>11.2 Recommended PCB Land Pattern</li></ul>


## 4 Revision History

DATE	REVISION	NOTES		
January 2015	*	Initial release.		



www.ti.com SLPS542-JANUARY 2015

## 5 Pin Configuration and Functions



**Pin Functions** 

	PIN	DESCRIPTION							
NO.	NAME	DESCRIPTION							
1	SKIP#	This pin enables the Diode Emulation function. When this pin is held Low, Diode Emulation Mode is enabled for the Sync FET. When SKIP# is High, the CSD95391Q4M operates in Forced Continuous Conduction Mode. A tri-state voltage on SKIP# puts the driver into a very low power state.							
2	$V_{DD}$	Supply voltage to gate drivers and internal circuitry.							
3	$P_{GND}$	Power ground, needs to be connected to Pin 9 and PCB							
4	V <sub>SW</sub>	Voltage switching node – pin connection to the output inductor.							
5	V <sub>IN</sub>	Input voltage pin. Connect input capacitors close to this pin.							
6	BOOT_R	Bootstrap capacitor connection. Connect a minimum 0.1 µF 16 V X5R, ceramic cap from BOOT to BOOT_R pins. The							
7	воот	bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated. Boot_R is internally connected to V <sub>SW</sub> .							
8	PWM	Pulse Width modulated tri-state input from external controller. Logic Low sets Control FET gate low and Sync FET gate high. Logic High sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time (t <sub>3HT</sub> )							
9	P <sub>GND</sub>	Power ground							

# TEXAS INSTRUMENTS

## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

 $T_A = 25$ °C (unless otherwise noted)

		MIN	MAX	UNIT
	V <sub>IN</sub> to P <sub>GND</sub>	-0.3	30	V
	$V_{SW}$ to $P_{GND}$ , $V_{IN}$ to $V_{SW}$	-0.3	30	V
	$V_{SW}$ to $P_{GND}$ , $V_{IN}$ to $V_{SW}$ (<10 ns)	-7	33	V
	V <sub>DD</sub> to P <sub>GND</sub>	-0.3	6	V
	PWM, SKIP# to P <sub>GND</sub>	-0.3	6	V
	BOOT to P <sub>GND</sub>	-0.3	35	V
	BOOT to P <sub>GND</sub> (<10 ns)	-2	38	V
	BOOT to BOOT_R	-0.3	6	V
	BOOT to BOOT_R (duty cycle <0.2%)		8	V
P <sub>D</sub>	Power dissipation		8	W
TJ	Operating temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrosta		Human Body Model (HBM) <sup>(1)</sup>	±2000	\/
	Electrostatic discharge	Charged Device Model (CDM) <sup>(2)</sup>	±500	٧

<sup>(1)</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

 $T_A = 25^{\circ}$  (unless otherwise noted)

			MIN	MAX	TINU
$V_{DD}$	Gate drive voltage	4.5	5.5	٧	
$V_{IN}$	Input supply voltage (1)		24	٧	
I <sub>OUT</sub>	Continuous output current	$V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.8 \text{ V}, \\ f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29  \mu\text{H}^{(2)}$		20	Α
I <sub>OUT-PK</sub>	Peak output current (3)	$f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29 \mu H^{(2)}$		45	Α
$f_{\sf SW}$	Switching frequency	$C_{BST} = 0.1 \mu F (min)$		2000	kHz
	On time duty cycle			85%	
	Minimum PWM on time	40		ns	
	Operating temperature		-40	125	°C

<sup>(1)</sup> Operating at high V<sub>IN</sub> can create excessive AC voltage overshoots on the switch node (V<sub>SW</sub>) during MOSFET switching transients. For reliable operation, the switch node (V<sub>SW</sub>) to ground voltage must remain at or below the Absolute Maximum Ratings.

### 6.4 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	(				
	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case (top of package) thermal resistance <sup>(1)</sup>			22.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(2)</sup>			2.5	· C/VV

<sup>(1)</sup> R<sub>0JC</sub> is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch, 0.06 inch (1.52 mm) thick FR4 board.

<sup>2)</sup> JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Measurement made with six 10 μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins.

<sup>(3)</sup> System conditions as defined in Note 2. Peak Output Current is applied for t<sub>p</sub> = 10 ms, duty cycle ≤ 1%

<sup>(2)</sup>  $R_{\theta JB}$  value based on hottest board temperature within 1mm of the package.



www.ti.com

## 6.5 Electrical Characteristics

 $T_A = 25$ °C,  $V_{DD} = POR$  to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>LOSS</sub>						
Power loss <sup>(1)</sup>		$V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{OUT} = 12 \text{ A},$ $f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29 \mu\text{H}, T_{J} = 25^{\circ}\text{C}$		2.2		W
Power loss <sup>(2)</sup>		$V_{IN} = 19 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{OUT} = 12 \text{ A}, \\ f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29 \mu\text{H}, T_{J} = 25^{\circ}\text{C}$		2.4		W
Power loss (2)		$V_{\text{IN}} = 19 \text{ V}, V_{\text{DD}} = 5 \text{ V}, V_{\text{OUT}} = 1.8 \text{ V}, I_{\text{OUT}} = 12 \text{ A},$ $f_{\text{SW}} = 500 \text{ kHz}, L_{\text{OUT}} = 0.29 \mu\text{H}, T_{\text{J}} = 125^{\circ}\text{C}$		3.0		W
V <sub>IN</sub>						
$I_Q$	V <sub>IN</sub> quiescent current	PWM = Floating, $V_{DD} = 5 \text{ V}$ , $V_{IN} = 24 \text{ V}$			1	μΑ
$V_{DD}$						
ı I	Standby supply current	PWM = Float, SKIP# = V <sub>DD</sub> or 0 V		130		μΑ
I <sub>DD</sub>	Standby supply current	SKIP# = Float		8		μΑ
$I_{DD}$	Operating supply current	PWM = 50% Duty cycle, $f_{SW}$ = 500 kHz		5.3		mA
POWER-ON	RESET AND UNDERVOLTAGE	LOCKOUT				
V <sub>DD</sub> Rising	Power-on reset				4.15	V
V <sub>DD</sub> Falling	UVLO		3.7			V
	Hysteresis			0.2		mV
PWM AND S	SKIP# I/O SPECIFICATIONS					
	Least least de con-	Pull up to V <sub>DD</sub>		1700		1.0
R <sub>I</sub>	Input Impedance	Pull down (to GND)	800			kΩ
V <sub>IH</sub>	Logic level high		2.65			
$V_{IL}$	Logic level low				0.6	
$V_{IH}$	Hysteresis			0.2		V
V <sub>TS</sub>	Tri-state voltage		1.3		2	
t <sub>THOLD(off1)</sub>	Tri-state activation time (falling) PWM			60		
t <sub>THOLD(off2)</sub>	Tri-state activation time (rising) PWM			60		ns
t <sub>TSKF</sub>	Tri-state activation time (falling) SKIP#		1 1			
t <sub>TSKR</sub>	Tri-state activation time (rising) SKIP#					μs
t <sub>3RD(PWM)</sub>	Tri-state exit time PWM (2)				100	ns
t <sub>3RD(SKIP#)</sub>	Tri-state exit time SKIP#(2)				50	μs
BOOTSTRA	P SWITCH		•		<del>!</del>	
V <sub>FBST</sub>	Forward voltage	I <sub>F</sub> = 10 mA		120	240	mV
I <sub>RLEAK</sub>	Reverse leakage <sup>(2)</sup>	$V_{BST} - V_{DD} = 25 \text{ V}$			2	μA

<sup>(1)</sup> Measurement made with six 10  $\mu$ F (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across  $V_{IN}$  to  $P_{GND}$  pins.

<sup>(2)</sup> Specified by design


# TEXAS INSTRUMENTS

### 7 Detailed Description

### 7.1 Overview

The CSD97394Q4M NexFET™ Power Stage is a highly optimized design for use in a high-power, high-density synchronous buck converter.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

## 7.3.1 Powering CSD97394Q4M And Gate Drivers

An external  $V_{DD}$  voltage is required to supply the integrated gate driver IC and provide the necessary gate drive power for the MOSFETS. A 1  $\mu$ F 10 V X5R or higher ceramic capacitor is recommended to bypass  $V_{DD}$  pin to  $P_{GND}$ . A bootstrap circuit to provide gate drive power for the Control FET is also included. The bootstrap supply to drive the Control FET is generated by connecting a 100nF 16V X5R ceramic capacitor between BOOT and BOOT\_R pins. An optional  $R_{BOOT}$  resistor can be used to slow down the turn on speed of the Control FET and reduce voltage spikes on the  $V_{SW}$  node. A typical 1  $\Omega$  to 4.7  $\Omega$  value is a compromise between switching loss and  $V_{SW}$  spike amplitude.

### 7.3.2 Undervoltage Lockout Protection (UVLO)

The undervoltage lockout (UVLO) comparator evaluates the VDD voltage level. As  $V_{VDD}$  rises, both the Control FET and Sync FET gates hold actively low at all times until  $V_{VDD}$  reaches the higher UVLO threshold ( $V_{UVLO\_H}$ )., Then the driver becomes operational and responds to PWM and SKIP# commands. If VDD falls below the lower UVLO threshold ( $V_{UVLO\_L} = V_{UVLO\_H}$  – Hysteresis), the device disables the driver and drives the outputs of the Control FET and Sync FET gates actively low. Figure 1 shows this function.

### **CAUTION**

Do not start the driver in the very low power mode (SKIP# = Tri-state).

### Feature Description (continued)




Figure 1. UVLO Operation

#### 7.3.3 PWM Pin

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low power state with zero exit latency. The pin incorporates a weak pull-up to maintain the voltage within the tri-state window during low-power modes. Operation into and out of tri-state mode follows the timing diagram outlined in Figure 2.

When VDD reaches the UVLO\_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined the PWM voltage range between PWM logic high ( $V_{IH}$ ) and logic low ( $V_{IL}$ ) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3 V (typical) PWM drive signals.

When the PWM exits tri-state, the driver enters CCM for a period of 4  $\mu$ s, regardless of the state of the SKIP# pin. Normal operation requires this time period in order for the auto-zero comparator to resume.




Figure 2. PWM Tri-State Timing Diagram

### 7.3.4 SKIP# Pin

The SKIP# pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When SKIP# is low, the zero crossing (ZX) detection comparator is enabled, and DCM mode operation occurs if the load current is less than the critical current. When SKIP# is high, the ZX comparator disables, and the converter enters FCCM mode. When both SKIP# and PWM are tri-stated, normal operation forces the gate driver outputs low and the driver enters a low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When SKIP# is pulled low, the driver wakes up and is able to accept PWM pulses in less than 50 µs.

Table 1 shows the logic functions of UVLO, PWM, SKIP#, the Control FET Gate and the Sync FET Gate.

# TEXAS INSTRUMENTS

### **Feature Description (continued)**

### Table 1. Logic Functions of the Driver IC

UVLO	PWM	SKIP#	Sync FET Gate	Control FET Gate	MODE
Active	_	_	Low	Low	Disabled
Inactive	Low	Low	High <sup>(1)</sup>	Low	DCM <sup>(1)</sup>
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	LQ
Inactive	_	Tri-state	Low	Low	ULQ

<sup>(1)</sup> Until zero crossing protection occurs.

### 7.3.4.1 Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

### 7.3.5 Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and the BST pin is replaced by a FET which is gated by the DRVL signal.

### 7.4 Device Functional Modes

Table 1 shows the different functional modes of CSD97394. The diode emulation mode is enabled with SKIP# pulled low, which improves light load efficiency. With PWM in tri-state, Power Stage enters LQ mode and the quiescent current is reduced to 130  $\mu$ A. When SKIP# is held in tri-state, ULQ mode is enabled and the current is decreased to 8  $\mu$ A.

## **Application and Implementation**

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The Power Stage CSD97394Q4M is a highly optimized design for synchronous buck applications using NexFET devices with a 5 V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, Safe Operating Area and normalized graphs allow engineers to predict the product performance in the actual application.

### 8.2 Typical Application





Figure 3. Application Schematic

# TEXAS INSTRUMENTS

## **Typical Application (continued)**

### 8.2.1 Application Curves

 $T_J = 125$ °C, unless stated otherwise






www.ti.com

## **Typical Application (continued)**

T<sub>J</sub> = 125°C, unless stated otherwise



1. The Typical CSD97394Q4M System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0 inches (W) x 3.5 inches (L) x 0.062 inch (T) and 6 copper layers of 1 oz. copper thickness. See the *System Example* section for detailed explanation.

Figure 14. Driver Current vs Temperature

# TEXAS INSTRUMENTS

### 8.1 System Example

### 8.1.1 Power Loss Curves

MOSFET centric parameters such as  $R_{DS(ON)}$  and  $Q_{gd}$  are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 4 plots the power loss of the CSD97394Q4M as a function of load current. This curve is measured by configuring and running the CSD97394Q4M as it would be in the final application (see Figure 15). The measured power loss is the CSD97394Q4M device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

Power Loss = 
$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW AVG} \times I_{OUT})$$
 (1)

The power loss curve in Figure 4 is measured at the maximum recommended junction temperature of  $T_J = 125$ °C under isothermal test conditions.

### 8.1.2 Safe Operating Curves (SOA)

The SOA curves in the CSD97394Q4M datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 6 and Figure 8 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness.

### 8.1.3 Normalized Curves

The normalized curves in the CSD97394Q4M data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.




Figure 15. Power Loss Test Circuit

SLPS542-JANUARY 2015

### System Example (continued)

### 8.1.3.1 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

### 8.1.3.1.1 Design Example

Operating Conditions: Output Current ( $I_{OUT}$ ) = 10 A, Input Voltage ( $V_{IN}$ ) = 7 V, Output Voltage ( $V_{OUT}$ ) = 1.5 V, Switching Frequency ( $f_{SW}$ ) = 800 kHz, Output Inductor ( $L_{OUT}$ ) = 0.2  $\mu$ H

### 8.1.3.1.2 Calculating Power Loss

- Typical Power Loss at 10 A = 2.1 W (Figure 4)
- Normalized Power Loss for switching frequency ≈ 0.99 (Figure 9)
- Normalized Power Loss for input voltage ≈ 1.10 (Figure 10)
- Normalized Power Loss for output voltage ≈ 0.93 (Figure 11)
- Normalized Power Loss for output inductor ≈ 1.10 (Figure 12)
- Final calculated Power Loss =  $2.1 \text{ W} \times 0.99 \times 1.10 \times 0.93 \times 1.10 \approx 2.3 \text{ W}$

### 8.1.3.1.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency  $\approx -0.2$ °C (Figure 9)
- SOA adjustment for input voltage ≈ 2.5°C (Figure 10)
- SOA adjustment for output voltage ≈ 1.0°C (Figure 11)
- SOA adjustment for output inductor ≈ 2.3°C (Figure 12)
- Final calculated SOA adjustment =  $-0.2 + 2.5 + (-1.5) + 2.3 \approx 3.1$ °C




Figure 16. Power Stage CSD97394Q4M SOA

In the design example above, the estimated power loss of the CSD97394Q4M would increase to 2.3 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 3.1°C. Figure 16 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 3.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.

# TEXAS INSTRUMENTS

## 9 Layout

### 9.1 Layout Guidelines

### 9.1.1 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. Below is a brief description on how to address each parameter.

#### 9.1.2 Electrical Performance

The CSD97394Q4M has the ability to switch at voltage rates greater than 10 kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, inductor and output capacitors.

- The placement of the input capacitors relative to V<sub>IN</sub> and P<sub>GND</sub> pins of CSD97394Q4M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the V<sub>IN</sub> and P<sub>GND</sub> pins (see Figure 17). The example in Figure 17 uses 1 x 1 nF 0402 25V and 3 x 10 μF 1206 25 V ceramic capacitors (TDK part number C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Stage C5, C8 and C6, C19 should follow in order.
- The bootstrap cap  $C_{BOOT}$  0.1  $\mu F$  0603 16 V ceramic capacitor should be closely connected between BOOT and BOOT\_R pins.
- The switching node of the output inductor should be placed relatively close to the Power Stage CSD97394Q4M V<sub>SW</sub> pins. Minimizing the V<sub>SW</sub> node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. (1)

## 9.2 Layout Example




Figure 17. Recommended PCB Layout (Top Down View)

### 9.3 Thermal Considerations

The CSD97394Q4M has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 17 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

 Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



www.ti.com SLPS542 - JANUARY 2015

## 10 Device and Documentation Support

### 10.1 Trademarks

NexFET is a trademark of Texas Instruments. Windows is a registered trademark of Microsoft Corporation. All other trademarks are the property of their respective owners.

### 10.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 10.3 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.


# TEXAS INSTRUMENTS

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 11.1 Mechanical Drawing







DIM		MILLIMETERS		INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.800	0.900	1.000	0.031	0.035	0.039		
a1	0.000	0.000	0.080	0.000	0.000	0.003		
b	0.150	0.200	0.250	0.006	0.008	0.010		
b1	2.000	2.200	2.400	0.079	0.087	0.095		
b2	0.150	0.200	0.250	0.006	0.008	0.010		
c1	0.150	0.200	0.250	0.006	0.008	0.010		
D2	3.850	3.950	4.050	0.152	0.156	0.160		
E	4.400	4.500	4.600	0.173	0.177	0.181		
E1	3.400	3.500	3.600	0.134	0.138	0.142		
E2	2.000	2.100	2.200	0.079	0.083	0.087		
е		0.400 TYP		0.016 TYP				
K		0.300 TYP			0.012 TYP			
L	0.300	0.400	0.500	0.012	0.016	0.020		
L1	0.180	0.230	0.280	0.007	0.009	0.011		
θ	0.00	_		0.00	_	_		

www.ti.com SLPS542 – JANUARY 2015

### 11.2 Recommended PCB Land Pattern



## 11.3 Recommended Stencil Opening



NOTE: Dimensions are in mm (inches). Stencil is 100  $\mu$ m thick.



## PACKAGE OPTION ADDENDUM

2-Dec-2016

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD97394Q4M	ACTIVE	VSON-CLIP	DPC	8	2500	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 150	97394M	Samples
CSD97394Q4MT	ACTIVE	VSON-CLIP	DPC	8	250	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 150	97394M	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

2-Dec-2016

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-Feb-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD97394Q4M	VSON- CLIP	DPC	8	2500	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
CSD97394Q4MT	VSON- CLIP	DPC	8	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

www.ti.com 8-Feb-2018



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD97394Q4M	VSON-CLIP	DPC	8	2500	367.0	367.0	35.0
CSD97394Q4MT	VSON-CLIP	DPC	8	250	210.0	185.0	35.0

### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.