

# Quad, Serial Input, 12-Bit, Voltage Output DIGITAL-TO-ANALOG CONVERTER

## FEATURES

- **LOW POWER:** 3mW
- **SETTLING TIME:** 10 $\mu$ s to 0.012%
- **12-BIT LINEARITY AND MONOTONICITY:** -40°C to +85°C
- **USER SELECTABLE RESET TO MID-SCALE OR ZERO-SCALE**
- **SECOND-SOURCE** for DAC8420
- **SO-16 or SSOP-20 PACKAGES**
- **SINGLE SUPPLY +3V OPERATION**

## APPLICATIONS


- **ATE PIN ELECTRONICS**
- **PROCESS CONTROL**
- **CLOSED-LOOP SERVO-CONTROL**
- **MOTOR CONTROL**
- **DATA ACQUISITION SYSTEMS**
- **DAC-PER-PIN PROGRAMMERS**

## DESCRIPTION

The DAC7616 is a quad, serial input, 12-bit, voltage output Digital-to-Analog Converter (DAC) with guaranteed 12-bit monotonic performance over the -40°C to +85°C temperature range. An asynchronous reset clears all registers to either mid-scale (800<sub>H</sub>) or zero-scale (000<sub>H</sub>), selectable via the RESETSEL pin. The device is powered from a single +3V supply.

for process control, data acquisition systems, and closed-loop servo-control. The device is available in SO-16 or SSOP-20 packages, and is guaranteed over the -40°C to +85°C temperature range.

Low power and small size makes the DAC7616 ideal



# SPECIFICATIONS

At  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{DD} = +3\text{V}$ ,  $V_{REFH} = +1.25\text{V}$ , and  $V_{REFL} = 0\text{V}$ , unless otherwise noted.

PARAMETER	CONDITIONS	DAC7616E, U			DAC7616EB, UB			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ACCURACY</b> Linearity Error <sup>(1)</sup> Linearity Matching <sup>(3)</sup> Differential Linearity Error Monotonicity Zero-Scale Error Zero-Scale Drift Zero-Scale Matching <sup>(3)</sup> Full-Scale Error Full-Scale Matching <sup>(3)</sup> Power Supply Rejection	Code = 00A <sub>H</sub>  Code = FFF <sub>H</sub>	12		±2 ±2 ±1  ±2.4 10 ±1 ±2 ±2.4 ±1 ±2	*		±1 ±1 ±1  * * * ±1.2 * ±1.2	LSB <sup>(2)</sup> LSB LSB Bits mV ppm/°C mV mV mV ppm/V
<b>ANALOG OUTPUT</b> Voltage Output <sup>(4)</sup> Output Current Load Capacitance Short-Circuit Current Short-Circuit Duration	No Oscillation	$V_{REFL}$ -625		$V_{REFH}$ +625	*		*	V μA pF mA
<b>REFERENCE INPUT</b> $V_{REFH}$ Input Range $V_{REFL}$ Input Range		0 0		+1.25	*		*	V V
<b>DYNAMIC PERFORMANCE</b> Settling Time Channel-to-Channel Crosstalk  Output Noise Voltage	To ±0.012% Full-Scale Step On Any Other DAC Bandwidth: 0Hz to 1MHz		5 0.1  65	10		*	*	μs LSB  nV/√Hz
<b>DIGITAL INPUT/OUTPUT</b> Logic Family Logic Levels $V_{IH}$ $V_{IL}$ Data Format	$ I_{IH}  \leq 10\mu\text{A}$ $ I_{IL}  \leq 10\mu\text{A}$	$V_{DD} \cdot 0.7$ -0.3	CMOS	$V_{DD}$ $V_{DD} \cdot 0.3$	*	*	*	V V
<b>POWER SUPPLY REQUIREMENTS</b> $V_{DD}$ $I_{DD}$ Power Dissipation		3.0	3.3 0.8 2.4	3.6 1 3	*	*	*	V mA mW
<b>TEMPERATURE RANGE</b> Specified Performance		-40		+85	*		*	°C

\* Specification same as DAC7616E, U.

NOTES: (1) Specification applies at code 00A<sub>H</sub> and above. (2) LSB means Least Significant Bit, with  $V_{REFH}$  equal to +1.25V and  $V_{REFL}$  equal to 0V, one LSB is 0.305mV. (3) All DAC outputs will match within the specified error band. (4) Ideal output voltage does not take into account zero or full-scale error.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

V <sub>DD</sub> to GND .....	-0.3V to +5.5V
V <sub>REFL</sub> to GND .....	-0.3V to (V <sub>DD</sub> + 0.3V)
V <sub>DD</sub> to V <sub>REFH</sub> .....	-0.3V to V <sub>DD</sub>
V <sub>REFH</sub> to V <sub>REFL</sub> .....	-0.3V to V <sub>DD</sub>
Digital Input Voltage to GND .....	-0.3V to V <sub>DD</sub> + 0.3V
Maximum Junction Temperature .....	+150°C
Operating Temperature Range .....	-40°C to +85°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (soldering, 10s) .....	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION


PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
DAC7616U "	±2 "	±1 "	SO-16	211 "	-40°C to +85°C "	DAC7616U "	Rails
DAC7616UB "	±1 "	±1 "	SO-16 "	211 "	-40°C to +85°C "	DAC7616U/1K DAC7616UB DAC7616UB/1K	Tape and Reel Rails Tape and Reel
DAC7616E "	±2 "	±1 "	SSOP-20 "	334 "	-40°C to +85°C "	DAC7616E "	Rails
DAC7616EB "	±1 "	±1 "	SSOP-20 "	334 "	-40°C to +85°C "	DAC7616E/1K DAC7616EB DAC7616EB/1K	Tape and Reel Rails Tape and Reel

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7616EB/1K" will get a single 1000-piece Tape and Reel.

## PIN CONFIGURATION—U Package



## PIN CONFIGURATION—E Package



## PIN DESCRIPTIONS—U Package







PIN	LABEL	DESCRIPTION
1	V <sub>DD</sub>	Positive Analog Supply Voltage, +3V nominal.
2	V <sub>OUTD</sub>	DAC D Voltage Output
3	V <sub>OUTC</sub>	DAC C Voltage Output
4	V <sub>REFL</sub>	Reference Input Voltage Low. Sets minimum output voltage for all DACs.
5	V <sub>REFH</sub>	Reference Input Voltage High. Sets maximum output voltage for all DACs.
6	V <sub>OUTB</sub>	DAC B Voltage Output
7	V <sub>OUTA</sub>	DAC A Voltage Output
8	AGND	Analog Ground
9	GND	Ground
10	SDI	Serial Data Input
11	CLK	Serial Data Clock
12	CS	Chip Select Input
13	NIC	Not Internally Connected.
14	LDAC	The selected DAC register becomes transparent when LDAC is LOW. It is in the latched state when LDAC is HIGH.
15	RESET	Asynchronous Reset Input. Sets all DAC registers to either zero-scale (000 <sub>H</sub> ) or mid-scale (800 <sub>H</sub> ) when LOW. RESETSEL determines which code is active.
16	RESETSEL	When LOW, a LOW on RESET will cause all DAC registers to be set to code 000 <sub>H</sub> . When RESETSEL is HIGH, a LOW on RESET will set the registers to code 800 <sub>H</sub> .

## PIN DESCRIPTIONS—E Package

PIN	LABEL	DESCRIPTION
1	V <sub>DD</sub>	Positive Analog Supply Voltage, +3V nominal.
2	V <sub>OUTD</sub>	DAC D Voltage Output
3	V <sub>OUTC</sub>	DAC C Voltage Output
4	V <sub>REFL</sub>	Reference Input Voltage Low. Sets minimum output voltage for all DACs.
5	NIC	Not Internally Connected.
6	NIC	Not Internally Connected.
7	V <sub>REFH</sub>	Reference Input Voltage High. Sets maximum output voltage for all DACs.
8	V <sub>OUTB</sub>	DAC B Voltage Output.
9	V <sub>OUTA</sub>	DAC A Voltage Output.
10	AGND	Analog Ground
11	GND	Ground
12	SDI	Serial Data Input
13	CLK	Serial Data Clock
14	CS	Chip Select Input
15	NIC	Not Internally Connected.
16	NIC	Not Internally Connected.
17	NIC	Not Internally Connected.
18	LDAC	The selected DAC register becomes transparent when LDAC is LOW. It is in the latched state when LDAC is HIGH.
19	RESET	Asynchronous Reset Input. Sets all DAC registers to either zero-scale (000 <sub>H</sub> ) or mid-scale (800 <sub>H</sub> ) when LOW. RESETSEL determines which code is active.
20	RESETSEL	When LOW, a LOW on RESET will cause all DAC registers to be set to code 000 <sub>H</sub> . When RESETSEL is HIGH, a LOW on RESET will set the registers to code 800 <sub>H</sub> .







# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +3\text{V}$ ,  $V_{REFH} = +1.25\text{V}$ , and  $V_{REFL} = 0\text{V}$ , representative unit, unless otherwise specified.









# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +3\text{V}$ ,  $V_{REFH} = +1.25\text{V}$ , and  $V_{REFL} = 0\text{V}$ , representative unit, unless otherwise specified.









# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +3\text{V}$ ,  $V_{REFH} = +1.25\text{V}$ , and  $V_{REFL} = 0\text{V}$ , representative unit, unless otherwise specified.



# TYPICAL PERFORMANCE CURVES



At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +3\text{V}$ ,  $V_{REFH} = +1.25\text{V}$ , and  $V_{REFL} = 0\text{V}$ , representative unit, unless otherwise specified.





# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +3\text{V}$ ,  $V_{REFH} = +1.25\text{V}$ , and  $V_{REFL} = 0\text{V}$ , representative unit, unless otherwise specified.



# THEORY OF OPERATION

The DAC7616 is a quad, serial input, 12-bit, voltage output DAC. The architecture is a classic R-2R ladder configuration followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network and output op amp, but all share the reference voltage inputs. The minimum voltage output (“zero-scale”) and maximum voltage output (“full-scale”) are set by external voltage references ( $V_{REFL}$  and  $V_{REFH}$ , respectively). The digital input is a 16-bit serial word that contains the 12-bit DAC code and a 2-bit address code that selects one of the four DACs (the two remaining bits are unused). The converter can be powered from a single +3V supply. Each device offers a reset function which immediately sets all DAC output voltages and internal registers to either zero-scale (code 000<sub>H</sub>) or mid-scale (code 800<sub>H</sub>). The reset code is selected by the state of the RESETSEL pin (LOW = 000<sub>H</sub>, HIGH = 800<sub>H</sub>). See Figure 1 for the basic operation of the DAC7616.

## ANALOG OUTPUTS

The output of the DAC7616 can swing to ground. Note that the settling time of the output op amp will be longer with voltages very near ground. Also, care must be taken when

measuring the zero-scale error. If the output amplifier has a negative offset, the output voltage may not change for the first few digital input codes (000<sub>H</sub>, 001<sub>H</sub>, 002<sub>H</sub>, etc.) since the output voltage cannot swing below ground.

The behavior of the output amplifier can be critical in some applications. Under short-circuit conditions (DAC output shorted to  $V_{DD}$ ), the output amplifier can sink more current than it can source. See the Specifications table for more details concerning short-circuit current.

## REFERENCE INPUTS

The minimum output of each DAC is equal to  $V_{REFL}$  plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to  $V_{REFH} - 1\text{LSB}$  plus a similar offset voltage.

The current into the reference inputs depends on the DAC output voltages and can vary from a few microamps to approximately 0.4 milliamp. Bypassing the reference voltage or voltages with a 0.1 $\mu\text{F}$  capacitor placed as close as possible to the DAC7616 package is strongly recommended.




FIGURE 1. Basic Single-Supply Operation of the DAC7616.

## DIGITAL INTERFACE

Figure 2 and Table I provide the basic timing for the DAC7616. The interface consists of a serial clock (CLK), serial data (SDI), and a load DAC signal ( $\overline{\text{LDAC}}$ ). In addition, a chip select ( $\overline{\text{CS}}$ ) input is available to enable serial communication when there are multiple serial devices. An asynchronous reset input ( $\overline{\text{RESET}}$ ) is provided to simplify start-up conditions, periodic resets, or emergency resets to a known state.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{\text{DS}}$	Data Valid to CLK Rising	25			ns
$t_{\text{DH}}$	Data Held Valid after CLK Rises	20			ns
$t_{\text{CH}}$	CLK HIGH	30			ns
$t_{\text{CL}}$	CLK LOW	50			ns
$t_{\text{CSS}}$	$\overline{\text{CS}}$ LOW to CLK Rising	55			ns
$t_{\text{CSH}}$	CLK HIGH to $\overline{\text{CS}}$ Rising	15			ns
$t_{\text{LD1}}$	$\overline{\text{LDAC}}$ HIGH to CLK Rising	40			ns
$t_{\text{LD2}}$	CLK Rising to $\overline{\text{LDAC}}$ LOW	15			ns
$t_{\text{LDDW}}$	$\overline{\text{LDAC}}$ LOW Time	45			ns
$t_{\text{RSSH}}$	RESETSEL Valid to $\overline{\text{RESET}}$ LOW	25			ns
$t_{\text{RSTW}}$	$\overline{\text{RESET}}$ LOW Time	70			ns
$t_{\text{S}}$	Settling Time	10			$\mu\text{s}$

TABLE I. Timing Specifications ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ).

The DAC code and address are provided via a 16-bit serial interface as shown in Figure 2. The first two bits select the DAC register that will be updated when  $\overline{\text{LDAC}}$  goes LOW (see Table II). The next two bits are not used. The last 12 bits is the DAC code which is provided, most significant bit first.

Note that  $\overline{\text{CS}}$  and CLK are combined with an OR gate, whose output controls the serial-to-parallel shift register internal to the DAC7616 (see the block diagram on the front of this data sheet). These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when  $\overline{\text{CS}}$  rises at the end of a serial transfer. If CLK is LOW when  $\overline{\text{CS}}$  rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong DAC.

A1	A0	$\overline{\text{LDAC}}$	$\overline{\text{RESET}}$	SELECTED DAC REGISTER	STATE OF SELECTED DAC REGISTER
L <sup>(1)</sup>	L	L	H	A	Transparent
L	H	L	H	B	Transparent
H	L	L	H	C	Transparent
H	H	L	H	D	Transparent
X <sup>(2)</sup>	X	H	H	NONE	(All Latched)
X	X	X	L	ALL	Reset <sup>(3)</sup>

NOTES: (1) L = Logic LOW. (2) X = Don't Care. (3) Resets to either 000H or 800H, per the RESETSEL state (LOW = 000H, HIGH = 800H). When  $\overline{\text{RESET}}$  rises, all registers that are in their latched state retain the reset value.

TABLE II. Control Logic Truth Table.




FIGURE 2. DAC7616 Timing.

If both  $\overline{CS}$  and CLK are used, then  $\overline{CS}$  should rise only when CLK is HIGH. If not, then either  $\overline{CS}$  or CLK can be used to operate the shift register. See Table III for more information.

$\overline{CS}^{(1)}$	CLK <sup>(1)</sup>	$\overline{LDAC}$	$\overline{RESET}$	SERIAL SHIFT REGISTER
H <sup>(2)</sup>	X <sup>(3)</sup>	H	H	No Change
L <sup>(4)</sup>	L	H	H	No Change
L	$\uparrow^{(5)}$	H	H	Advanced One Bit
$\uparrow$	L	H	H	Advanced One Bit
H <sup>(6)</sup>	X	L <sup>(7)</sup>	H	No Change
H <sup>(6)</sup>	X	H	L <sup>(8)</sup>	No Change

NOTES: (1)  $\overline{CS}$  and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don't Care. (4) L = Logic LOW (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a "false clock" from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while  $\overline{LDAC}$  is LOW, the selected DAC register will change as the shift register bits "flow" through A1 and A0. This will corrupt the data in each DAC register that has been erroneously selected. (8)  $\overline{RESET}$  LOW causes no change in the contents of the serial shift register.

TABLE III. Serial Shift Register Truth Table.

### Digital Input Coding

The DAC7616 input data is in Straight Binary format. The output voltage is given by the following equation:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFH} - V_{REFL}) \cdot N}{4096}$$

where N is the digital input code (in decimal). This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

## LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. As the DAC7616 offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to keep digital noise from appearing at the converter output.

Because the DAC7616 has a single ground pin, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND should be connected directly to an analog ground plane. This plane should be separate from the ground connection for the digital components until they were connected at the power entry point of the system (see Figure 3).

The power applied to  $V_{DD}$  should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the GND connection,  $V_{DD}$  should be connected to a +3V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1 $\mu$ F to 10 $\mu$ F and 0.1 $\mu$ F capacitors shown in Figure 4 are strongly recommended. In some situations, additional bypassing may be required, such as a 100 $\mu$ F electrolytic capacitor or even a "Pi" filter made up of inductors and capacitors—all designed to essentially lowpass filter the +3V supply, removing the high frequency noise (see Figure 3).




FIGURE 3. Suggested Power and Ground Connections for a DAC7616 Sharing a +3V Supply with a Digital System.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7616E	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616E	<a href="#">Samples</a>
DAC7616EB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616E B	<a href="#">Samples</a>
DAC7616EBG4	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616E B	<a href="#">Samples</a>
DAC7616U	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616U	<a href="#">Samples</a>
DAC7616UB	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616U B	<a href="#">Samples</a>
DAC7616UB/1K	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616U B	<a href="#">Samples</a>
DAC7616UBG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616U B	<a href="#">Samples</a>
DAC7616UG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7616U	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7616UB/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7616UB/1K	SOIC	DW	16	1000	367.0	367.0	38.0



## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.