

**DLPA2000** 

DLPS043A - JUNE 2014-REVISED AUGUST 2015

# DLPA2000 Power Management and LED/Lamp Driver IC

#### **Features**

- High Efficiency RGB LED/Lamp Driver With Buck-Boost DC-to-DC Converter, DMD Supplies, DPP Core Supply, 1.8-V Load Switch, and Measurement System in a Small Chip-Scale Package
- Three Low-Impedance (30 m $\Omega$  Typical at 27°C) MOSFET Switches for Channel Selection
- Independent, 10-Bit Current Control per Channel
- 750-mA Max LED Current for DLPA2000 **Embedded Applications**
- On-Chip Motor Driver
- **DMD Regulators** 
  - Requires Only a Single Inductor
  - VOFS: 10 V VBIAS: 18 V VRST: –14 V
  - Passive Discharge to GND When Disabled
- DPP 1.1-V Core Supply
  - Synchronous Step-Down Converter With Integrated Switching FETs
  - Supports up to 600-mA Output Current
- **VLED Buck Boost Converter** 
  - Power Save Mode at Light Load Current
- Low-Impedance Load Switch
  - V<sub>IN</sub> Range from 1.8 V to 3.6 V
  - Supports up to 200 mA of Current
  - Passive Discharge to GND When Disabled
- DMD Reset Signal Generation and Power Supply Sequencing
- 33-MHz Serial Peripheral Interface (SPI)
- Multiplexer for Measuring Analog Signals

- **Battery Voltage**
- LED Voltage, LED Current
- Light Sensor (for White Point Correction)
- Internal Reference Voltage
- External (Thermistor) Temperature Sensor
- Monitoring and Protection Circuits
  - Hot Die Warning and Thermal
  - Low-Battery Warning
  - Programmable Battery Undervoltage Lockout (UVLO)
  - Load Switch UVLO
  - Overcurrent and Undervoltage Protection
- DLPA2000 DSBGA Package
  - 56-Ball 0.4-mm Pitch
  - Die Size: 3.280 mm x 3.484 mm ±0.03 mm

# 2 Applications

DLP™ Display Projector DLP™ Mobile Sensing


# 3 Description

DLPA2000 is a dedicated PMIC/RGB LED/Lamp driver for the DLP2010 and DLP2010NIR Digital Micromirror Devices (DMD) when used with a DLPC3430, DLPC3435 or DLPC150 digital controller. For reliable operation of these chipsets, it is mandatory to use the DLPA2000.

Table 1. Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DLPA2000	DSBGA (56)	3.28 mm × 3.48 mm <sup>2</sup> ±0.03 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





# **Table of Contents**

1	Features 1		7.4 Device Functional Modes	27
2	Applications 1		7.5 Register Maps	29
3	Description 1	8	Application and Implementation	41
4	Revision History2		8.1 Application Information	41
5	Pin Configuration and Functions 3		8.2 Typical Projector Application	41
6	Specifications5		8.3 Typical Mobile Sensing Application	43
•	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	46
	6.2 Storage Conditions	10	Layout	47
	6.3 ESD Ratings 5		10.1 Layout Guidelines	47
	6.4 Recommended Operating Conditions		10.2 Layout Example	47
	6.5 Thermal Information	11	Device and Documentation Support	48
	6.6 Electrical Characteristics		11.1 Device Support	48
	6.7 Motor Driver Timing Requirements		11.2 Related Links	48
	6.8 Data Transmission Timing Requirements 12		11.3 Community Resources	48
	6.9 Typical Characteristics		11.4 Trademarks	48
7	Detailed Description 14		11.5 Electrostatic Discharge Caution	49
	7.1 Overview		11.6 Glossary	49
	7.2 Functional Block Diagram 15	12	3,	
	7.3 Feature Description		Information	50

# 4 Revision History

Changes	from	Original (	(June	2014)	to	Revision A

Page

• Updated the Power Supply Recommendations to remove information that did not apply to the DLPA2000 .......46


Product Folder Links: DLPA2000

ornit Documentation Feedback



# 5 Pin Configuration and Functions

#### YFF PACKAGE 56-PIN DSGBA BOTTOM VIEW



#### **Pin Functions**

Р	riN					
NAME	NUMBER	I/O	DESCRIPTION			
\ //N II	A1		D			
VINL	A2		Power supply input for VLED BUCK-BOOST power stage. Connect to system power.			
AGND1	А3	GND	Analog ground. Connect to ground plane.			
VINR	A4	I	Power supply input for DMD switch mode power supply (SMPS). Connect to system power.			
SWN	A5	I	Connection for the DMD SMPS-inductor (high-side switch).			
PGNDR	A6	GND	ver ground for DMD SMPS. Connect to ground plane.			
SWP	A7	0	Connection for the DMD SMPS-inductor (low-side switch).			
1.4	B1	0	Connection for VLED BUCK-BOOST inductor.			
L1	B2		CONTIGUIDATION VELD BUCK-DUUST INQUOTO.			
RESETZ	В3	0	Reset output to the DLP system (active low). Pin is held low to reset DLP system.			
INTZ	B4	0	Interrupt output signal (open drain). Connect to pullup resistor or short to ground.			
CNTR_VRST	B5	0	Connection to VRST for fast discharge function			
REF_VRST	В6	I	Reference pin for the VRST regulator. Connect to VRST rail through 100-kΩ resistor.			
VBIAS	В7	0	VBIAS output rail. Connect to ceramic capacitor.			
PGNDL	C1	GND	Dower ground for VI ED BLICK BOOST. Connect to ground place			
PGNDL	C2	GND	Power ground for VLED BUCK-BOOST. Connect to ground plane.			
SPI_CLK	С3	I	Clock input for SPI interface			
SPI_CSZ	C4	I	SPI chip select (active low)			
SPI_DIN	C5	1	SPI data input			



# Pin Functions (continued)

Pi	IN		Fill Functions (continueu)		
NAME	NUMBER	1/0	DESCRIPTION		
SPI_DOUT	C6	0	SPI data output		
VOFS	C7	0	VOFS output rail. Connect to ceramic capacitor.		
	D1				
L2	D2	<b></b>	Connection for VLED BUCK-BOOST inductor.		
VSPI	D3	I	Power supply input for SPI interface. Connect to system I/O voltage.		
CMP_OUT	D4	0	Analog-comparator output.		
PWM_IN	D5	I	Reference voltage input for analog comparator.		
AGND	D6	GND	Analog ground. Connect to ground plane.		
VINA	D7	POWER	Power supply input for sensitive analog circuitry		
\/, ED	E1	0	VI ED DUOK DOOOT		
VLED	E2	0	VLED BUCK-BOOST converter output pin.		
SENS1	E3	I	Input signal from light sensor.		
SENS2	E4	1	Input signal from temperature sensor.		
PROJ_ON	E5	1	Input signal to enable or disable the IC and DLP projector.		
DGND	E6	GND	Digital ground. Connect to ground plane.		
V2V5	E7	0	Internal supply filter pin for digital logic; typical 2.5 V		
SW4	F1	0	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.		
RLIM_K	F2	1	Kelvin sense connection to top side of LED current sense resistor. For best accuracy, route this trace directly to the top of the current sense resistor and separate it from the normal trace from the current sense resistor to the RLIM pins.		
LED_SEL1	F3	I	Digital input to the RGB STROBE DECODER		
LED_SEL0	F4	I	Digital input to the RGB STROBE DECODER		
BOUT1	F5	0	Motor driver B phase output1		
LS_IN	F6	I	Load switch		
LS_OUT	F7	0	Load switch		
SW5	G1	0	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.		
RLIM	G2	0	Connection to LED 'current sense' resistor. Bottom side of sense resistor is connected to GND.		
RBOT_K	G3	I	Kelvin sense connection to ground side of LED current sense resistor		
AOUT1	G4	0	Motor driver A phase output1		
BOUT2	G5	0	Motor driver B phase output2		
VCORE	G6	I	VCORE BUCK converter feedback pin.		
PGNDCM	G7	GND	Power ground for VCORE BUCK and motor driver		
SW6	H1	0	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.		
RLIM	H2	0	Connection to LED current sense resistor. Bottom side of sense resistor is connected to GND.		
V6V	Н3	0	Internal supply filter pin for gate driver circuitry. Typical 6.25 V.		
AOUT2	H4	0	Motor driver A phase output2		
VINM	H5	I	Power supply input for motor driver power stage. Connect to system power.		
VINC	H6	I	Power supply input for VCORE BUCK power stage. Connect to system power.		
SWC	H7	I/O	Connection for 1.1-V BUCK inductor		



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Input voltage at VINL, VINA, VINR, VINC, VINM	-0.3	7	V
	Ground pins to system ground	-0.3	0.3	V
	Voltage at SWN	-18.0	7	V
	Voltage at SWP, VBIAS	-0.3	20	V
	Voltage at VOFS	-0.3	12	V
	Voltage at V6V, VLED, L1, L2, SWC, SW4, SW5, SW6, INTZ, PROJ_ON	-0.3	7	V
	Voltage at all pins, unless noted otherwise	-0.3	3.6	V
	Source current RESETZ, CMP_OUT		1	mA
	Source current SPI_DOUT		5.5	mA
	Sink current RESETZ, CMP_OUT		1	mA
	Sink current SPI_DOUT, INTZ		5.5	mA
	Peak output current	Internally limited Internally limited by thermal shutdown		
	Continuous total power dissipation			
Γ <sub>J</sub>	Operating junction temperature	-30	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 Storage Conditions

applicable before the DMD is installed in the final product.

		MIN	MAX	UNIT
ENVIRONMENTAL				
T <sub>stg</sub>	DMD Storage Temperature	-65	150	°C

# 6.3 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
	Input voltage range at VINL, VINA, VINR, VINC. VINM	Full functional and parametric performance	2.7	3.6	6	
		Extended operating range, limited parametric performance	2.3	3.6	6	V
	Voltage range at VSPI		1.65	1.8	3.6	V
$T_A$	Operational ambient temperature		-10		85	°C
$T_{J}$	Operational junction temperature		-10		120	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		UNIT
			UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	45	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) Estimated when mounted on high K JEDEC board per JESD 51-7 with thickness of 1.6 mm, 4 layers, size of 76.2 mm × 114.3 mm, and 2-oz. copper for top and bottom plane. Actual thermal impedance will depend on PCB used in the application.

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) (see (1)(2))

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
SUPPLIES						
INPUT VOI	_TAGE					
	Input voltage range	VIALA VIALE VIALE	2.7 3.6	6		
$V_{I}$	Extended input voltage range <sup>(1)</sup>	VINA, VINR, VINC	2.3 3.6	6	V	
1/	Low-battery warning threshold	V <sub>INA</sub> falling	3		V	
$V_{LOW\_BAT}$	Hysteresis	V <sub>INA</sub> rising	100		mV	
M	Undervoltage lockout threshold	V <sub>INA</sub> falling (through 5-bit trim function)	2.3	4.5	V	
$V_{hys(UVLO)}$	Hysteresis	V <sub>INA</sub> rising	100		mV	
V <sub>STARTUP</sub>	Startup voltage	VBIAS, VOFS, VRST; loaded with 2 mA	2.5		V	
INPUT CUI	RRENT					
IQ	ACTIVE mode	Motor current excluded	15		mA	
I <sub>STD</sub>	STANDBY mode		900		μΑ	
I <sub>IDLE</sub>	IDLE mode		10		μΑ	
INTERNAL	SUPPLIES					
V <sub>V6V</sub>	Internal supply, analog		6.25		V	
C <sub>LDO_V6V</sub>	Filter capacitor for V6V LDO		100		nF	
V <sub>V2V5</sub>	Internal supply, logic		2.5		V	
C <sub>LDO_V2V5</sub>	Filter capacitor for V2V5 LDO		2.2		μF	
DMD REGI	JLATOR					
D	MOOFFT ON accidence	Switch E (from VINR to SWN)	1000		0	
$R_{DS(ON)}$	MOSFET ON-resistance	Switch F (from SWP to PGNDR)	320		mΩ	
V	Compared voltage drap	Switch $G^{(2)}$ (from SWP to VBIAS[2]) $V_{INR} = 5 \text{ V}$ , $V_{SWP} = 2 \text{ V}$ , $I_F = 100 \text{ mA}$	1.3		٧	
$V_{FW}$	Forward voltage drop	Switch H (from SWP to VOFS) V <sub>INR</sub> = 5 V, V <sub>SWP</sub> = 2 V, I <sub>F</sub> = 100 mA	1.3		V	
t <sub>DIS</sub>	Rail discharge time	V <sub>IN</sub> = 2.9 V; C <sub>OUT</sub> = 110 nF		40	μs	
$t_{PG}$	Power-good timeout	Not tested in production	6		ms	
I <sub>LIMIT</sub>	Switch current limit		312		mA	
L	Inductor value		10		μΗ	
VOFS REG	GULATOR					
	Output voltage		10		V	
	DC output voltage accuracy	I <sub>OUT</sub> = 2 mA	-2%	2%		
$V_{OFS}$	DC load regulation	V <sub>IN</sub> = 3.6 V, I <sub>OUT</sub> = 0 to 2 mA	-19		V/A	
	DC line regulation	VINA, VINL, VINR, VINC 2.7 to 6.0 V, I <sub>OUT</sub> = 2 mA	35		mV/V	
V <sub>RIPPLE</sub>	Output ripple	V <sub>IN</sub> = 3.6 V, I <sub>OUT</sub> = 2 mA, C <sub>OUT</sub> = 440 nF <sup>(3)</sup>	375		mVpp	
I <sub>OUT</sub>	Output current		0	3	mA	

- (1) Fully functional but limited parametric performance
- (2) Including rectifying diode
- (3) To reduce ripple the C<sub>OUT</sub> can be increased. V<sub>RIPPLE</sub> is inversely proportional to C<sub>OUT</sub>.



over operating free-air temperature range (unless otherwise noted) (see  $^{(1)(2)}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Power-good threshold	V <sub>OFS</sub> rising		86%		
PG	(fraction of nominal output voltage)	V <sub>OFS</sub> falling		66%		
R <sub>DIS</sub>	Output discharge resistor	Active when rail is disabled		100		Ω
C <sub>OUT</sub>	Output capacitor	Recommended value (output capacitors for VOFS / VBIAS must be equal)	110	220		nF
		t <sub>DISCHARGE</sub> < 40 µs at 2.9 V	100		110	nF



over operating free-air temperature range (unless otherwise noted) (see (1)(2))

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBIAS RE	GULATOR					
	Output voltage			18		V
	DC output voltage accuracy	I <sub>OUT</sub> = 2 mA	-2%		2%	
$V_{BIAS}$	DC load regulation	V <sub>IN</sub> = 3.6 V, I <sub>OUT</sub> = 0 to 2 mA		-14		V/A
	DC line regulation	VINA, VINL, VINR, VINC 2.7 to 6 V, I <sub>OUT</sub> = 2 mA		18		mV/V
V <sub>RIPPLE</sub>	Output ripple	$V_{IN} = 3.6 \text{ V}, I_{OUT} = 2 \text{ mA}, C_{OUT} = 440 \text{ nF}$ (see $^{(3)}$ )		375		mVpp
I <sub>OUT</sub>	Output current		0		4	mA
	Power-good threshold	V <sub>BIAS</sub> rising		86%		
PG	(fraction of nominal output voltage)	V <sub>BIAS</sub> falling		66%		
R <sub>DIS</sub>	Output discharge resistor	Active when rail is disabled		100		Ω
C <sub>OUT</sub>	Output capacitor	Recommended value (output capacitors for VOFS / VBIAS must be equal)	110	220		nF
0001		t <sub>DISCHARGE</sub> < 40 µs at 2.9 V	100		110	
VRST REC	GULATOR					
	Output voltage			-14		V
	DC output voltage accuracy	I <sub>OUT</sub> = 2 mA	-3%		3%	
$V_{RST}$	DC load regulation	V <sub>IN</sub> = 3.6 V, I <sub>OUT</sub> = 0 to 2 mA		13		V/A
	DC line regulation	VINA, VINL, VINR, VINC 2.7 to 6 V, I <sub>OUT</sub> = 2 mA		-21		mV/V
V <sub>RIPPLE</sub>	Output ripple	$V_{IN} = 3.6 \text{ V}, I_{OUT} = 2 \text{ mA}, C_{OUT} = 440 \text{ nF}$ (see $^{(3)}$ )		375		mVpp
V <sub>REF_VRST</sub>	Reference voltage			500		mV
I <sub>OUT</sub>	Output current		0		4	mA
DC	Power-good threshold (fraction of	V <sub>RST</sub> rising		90%		
PG	nominal output voltage)	V <sub>RST</sub> falling		90%		
R <sub>DIS</sub>	Output discharge resistor	Active when rail is disabled		±150		Ω
C	Output capacitor		110	220		nF
C <sub>OUT</sub>	Оприт сарасног	t <sub>DISCHARGE</sub> < 70 µs at VBAT ≥ 2.7 V	100		110	111
LED DRIV	ER					
VLED BUG	CK-BOOST					
$V_{LED}$	Output voltage range		1.2		5.5	V
V LED	Default output voltage	SW4, SW5, SW6 in OPEN position		3.5		•
$V_{OVP}$	Output overvoltage protection	Clamps buck-boost output	5.5		7	V
$V_{LED\_OVP}$	Fault detection threshold	Triggers VLED_OVP interrupt		5.4		V
I <sub>SW</sub>	Switch current limit		3.5	4.0	4.5	Α
		Switch A (from VINL to L1)		50		
R <sub>DS(ON)</sub>	MOSFET ON-resistance	Switch B (from L1 to PGNDL)		50		mΩ
D2(ON)		Switch C (from L2 to PGNDL)		50		11122
		Switch D (from L2 to VLED)		50		
$f_{\sf SW}$	Switching frequency			2.25		MHz
C <sub>OUT</sub>	Output capacitance			2 × 22		μF
RGB STR	DBE CONTROLLER SWITCHES	,			т	
R <sub>DS(ON)</sub>	Drain-source ON-resistance	SW4, SW5, SW6		30	75	mΩ
$I_{LEAK}$	OFF-state leakage current	VDS = 5.0 V			1	μΑ

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



over operating free-air temperature range (unless otherwise noted) (see  $^{(1)(2)}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LED CUR	RENT CONTROL					
V <sub>f</sub>	LED forward voltage				4.8	V
	DLPA2000 LED currents	$V_{\text{IN}} \ge 2.3 \text{ V}, V_{\text{LED}} \le 4.8 \text{ V}$ $R_{\text{LIM}} = 100 \text{ m}\Omega, 0.1\%, T_{\text{A}} = 25^{\circ}\text{C}$ (see register settings) Current at minimum code 0x00Ch for SWx IDAC[9:0].		25		mA
I <sub>LED</sub>	DEFA2000 EED CUITETIIS	$V_{\text{IN}} \ge 2.3 \text{ V}, V_{\text{LED}} \le 4.8 \text{ V}$ $R_{\text{LIM}} = 100 \text{ m}\Omega, 0.1\%, T_{\text{A}} = 25^{\circ}\text{C}$ (see register settings) Current at maximum code 0x307h for SWx_IDAC[9:0].		750		IIIA
	DC current accuracy, SW4, 5, 6	$R_{LIM} = 100 \text{ m}\Omega$		25		mA
	Transient I ED aument limit name	ILIM[3:0] = 0000 at RLIM = 100 mΩ		130		A
ĺ	Transient LED current limit range	ILIM[3:0] = 1111 at RLIM = 100 mΩ		1500		mA
t <sub>rise</sub>	Current rise time	I <sub>LED</sub> from 5% to 95%, I <sub>LED</sub> = 300 mA, Transient current limit disabled Not tested in production			50	μs
1.1-V RE	GULATOR				+	
VCORE (	BUCK)					
V <sub>IN</sub>	Input voltage		2.3		6	V
	Nominal fixed output voltage			1.1		V
$V_{OUT}$	DC output voltage accuracy	0 mA $\leq$ I <sub>OUT</sub> $\leq$ 600 mA at V <sub>IN</sub> > 2.5 V V <sub>OUT</sub> = 1.1 V	-1.5%		1.5%	
d	Maximum duty cycle				100%	
ı	Low-side MOSFET on-resistance	V 0.0 V T 0700		185	380	mΩ
R <sub>DS(ON)</sub>	High-side MOSFET on-resistance	$V_{IN} = 3.6 \text{ V}, T_J = 27^{\circ}\text{C}$		240	480	mΩ
I <sub>OUT</sub>	Output current	V <sub>IN</sub> > 2.3 V		300	600	mA
I <sub>LIMIT</sub>	Switch current limit			1		Α
T <sub>SS</sub>	Soft-start time	Time to ramp from 10% to 90% of $V_{OUT}$ , $V_{IN} = 3.6 \text{ V}$		250		μs
C <sub>OUT</sub>	Output capacitance			10		μF
L	Nominal Inductance			2.2		μH
LOAD SV	VITCH					
V <sub>IN</sub>	Input voltage range	LS_IN	1.8		3.6	V
R <sub>DS(ON)</sub>	P-channel MOSFET on- resistance	V <sub>IN</sub> = 1.8 V, over full temperature range		385	505	mΩ
<u> </u>	Output capacitor	Ceramic	4.7	10	12	μF
C <sub>OUT</sub>	ESR of output capacitor	Ceramic	5	20	500	mΩ
MEASUR	EMENT SYSTEM (AFE)					
		AFE_GAIN[1:0] = 01		1.0		
G	Amplifier gain (PGA)	AFE_GAIN[1:0] = 10		9.5		V/V
		AFE_GAIN[1:0] = 11		18		
Vars	Input referred offset voltage	PGA, AFE_CAL_DIS = 1 Not tested in production	-1		1	- 14
V <sub>OFS</sub>	input reterred offset voltage	Comparator Not tested in production	-1.5		1.5	mV
t	Settling time	To 1% of final value (not tested in production)			15	μs
t <sub>settle</sub>	octaing arise	To 0.1% of final value (not tested in production)			52	μο

Copyright © 2014–2015, Texas Instruments Incorporated

Submit Documentation Feedback



over operating free-air temperature range (unless otherwise noted) (see (1)(2))

•	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\sf sample}$	Sampling rate	Not tested in production			19	kHz
	VELS AND TIMING CHARACTERIS	STICS				
V	Output low lovel	I <sub>O</sub> = 0.5-mA sink current (RESETZ, CMP_OUT)	0		0.3	V
V <sub>OL</sub>	Output low-level	I <sub>O</sub> = 5-mA sink current (SPI_DOUT, INTZ)	0		0.3 <b>x</b> V <sub>SPI</sub>	V
V <sub>OH</sub>	Output high-level	I <sub>O</sub> = 0.5-mA source current (RESETZ, CMP_OUT)	1.3		2.5	V
VOH	Output mign-level	I <sub>O</sub> = 5-mA source current (SPI_DOUT)	0.7 × V <sub>SPI</sub>		$V_{SPI}$	V
V	Input low lovel	PROJ_ON, LED_SEL0, LED_SEL1	0		0.4	V
$V_{IL}$	Input low-level	SPI_CSZ, SPI_CLK, SPI_DIN	0		$0.3 \times V_{SPI}$	V
	Lawrent Black Lawren	PROJ_ON, LED_SEL0, LED_SEL1	1.2			V
$V_{IH}$	Input high-level	SPI_CSZ, SPI_CLK, SPI_DIN	0.7 × V <sub>SPI</sub>		$V_{SPI}$	
I <sub>BIAS</sub>	Input bias current	V <sub>IO</sub> = 3.3 V, any input pin			0.5	μA
	De elitab time	PROJ_ON, (not tested in production)		1		ms
<sup>t</sup> DEGLITCH	Deglitch time	LED_SEL0, LED_SEL1 pins (not tested in production)		300		ns
INTERNAL	OSCILLATOR					
	Oscillator frequency			9		MHz
fosc	Frequency accuracy	$T_A = -30 \text{ to } 85^{\circ}\text{C}$	-10%		10%	
THERMAL	SHUTDOWN					
_	Thermal warning (HOT threshold)			120		
T <sub>WARN</sub>	Hysteresis			10		°C
T <sub>SHTDWN</sub>	Thermal shutdown (TSD threshold)			150		°C
OHIDWIN	Hysteresis			15		
MOTOR D	RIVER				<u>'</u>	
POWER S	UPPLY					
V <sub>INM</sub>	Operating motor supply voltage		2		6	V
I <sub>M</sub>	Operating motor current				500 <sup>(4)</sup>	mA
H-BRIDGE	FETS	1	1			
R <sub>DS(ON)</sub>	HS + LS FET on resistance	$V_{V2V5} = 2.5 \text{ V}, V_M = 3 \text{ V}, I_O = 200 \text{ mA}, T_J = 25^{\circ}\text{C}$		1.9	2.1	Ω
I <sub>OFF</sub>	Off-state leakage current				±200	nA
	RIVER PROTECTION CIRCUITS		•			
MOTOR D						
l <sub>OCP</sub>	Overcurrent protection trip level per A-out or B-out pin		0.53		1.16	Α

<sup>(4)</sup> Power dissipation and thermal limits must be observed



# 6.7 Motor Driver Timing Requirements

The table lists the timing numbers to drive the motor voltages correctly, while Figure 1 shows the timing sequences.

NUMBER		MIN MAX	UNIT
1	t <sub>1</sub> Delay time, xPHASE high to xOUT1 low	300	ns
2	t <sub>2</sub> Delay time, xPHASE high to xOUT2 high	200	ns
3	t <sub>3</sub> Delay time, xPHASE low to xOUT1 high	200	ns
4	t <sub>4</sub> Delay time, xPHASE low to xOUT1 low	300	ns
5	t <sub>5</sub> Delay time, xENBL high to xOUTx high	200	ns
6	t <sub>6</sub> Delay time, xENBL high to xOUTx low	300	ns
7	t <sub>7</sub> Output enable time	300	ns
8	t <sub>8</sub> Output disable time	300	ns
9	t <sub>9</sub> Delay time, xINx high to xOUTx high	160	ns
10	t <sub>10</sub> Delay time, xINx low to xOUTx low	160	ns
11	t <sub>R</sub> Output rise time	30 188	ns
12	t <sub>F</sub> Output fall time	30 188	ns




Figure 1. Bridge Control



# 6.8 Data Transmission Timing Requirements

VBAT = 3.6  $\pm$  5%, T<sub>A</sub> = 25 °C, C<sub>L</sub> = 10 pF (unless otherwise noted)

		MIN	NOM MAX	UNIT
$f_{CLK}$	Serial clock frequency	0	36	MHz
t <sub>CLKL</sub>	Pulse width low, SPI_CLK, 50% level	10		ns
t <sub>CLKH</sub>	Pulse width high, SPI_CLK, 50% level	10		ns
t <sub>t</sub>	Transition time, 20% to 80% level, all signals	0.2	4	ns
t <sub>CSCR</sub>	SPI_CSZ falling to SPI_CLK rising, 50% level	8		ns
t <sub>CFCS</sub>	SPI_CLK falling to SPI_CSZ rising, 50% level		1	ns
t <sub>CDS</sub>	SPI_DIN data setup time, 50% level	7		ns
t <sub>CDH</sub>	SPI_DIN data hold time, 50% level	6		ns
t <sub>iS</sub>	SPI_DOUT data setup time <sup>(1)</sup> ), 50% level	10		ns
t <sub>iH</sub>	SPI_DOUT data hold time <sup>(1)</sup> , 50% level	0		ns
t <sub>CFDO</sub>	SPI_CLK falling to SPI_DOUT data valid, 50% level		13	ns
t <sub>CSZ</sub>	SPI_CSZ rising to SPI_DOUT HiZ		6	ns

(1) The DPPxxxx processors send and receive data on the falling edge of the clock.




Figure 2. SPI Timing Diagram

Submit Documentation Feedback



## 6.9 Typical Characteristics

The maximum output current of the buck-boost is a function of input voltage (VIN) and output voltage (VLED). The relationship between VIN, VLED, and MAX ILED is shown in Figure 3. Note that VLED is the output of the buck-boost regulator, which includes the voltage drop across the sense resistor RLIM (100 m $\Omega$  typical), internal strobe control switch (75 m $\Omega$  max), and the forward voltage of the LED.




Figure 3. Maximum LED Output Current as a Function of Input Voltage (VIN) and Buck-Boost Output Voltage (VLED)

2.3 V < VLED < 4.8 V



# 7 Detailed Description

#### 7.1 Overview


The DLPA2000 is a power management and LED driver IC optimized for DLP video and data display systems and meant for use in either embedded or accessory projector applications. DLPA2000 is part of the chipset comprising of either DLP2010 (.2 WVGA) DMD and DLPC3430/DLPC3435 controller or the DLP2010NIR (.2 WVGA NIR) DMD and DLPC150 controller. The DLPA2000 contains a complete LED driver including high efficiency power convertors. The DLPA2000 can supply up to 750 mA per LED. Integrated high-current switches are included for sequentially selecting R, G, and B LEDs. The DLPA2000 also contains three regulated DC supplies for the DMD reset circuitry: VBIAS, VRST and VOFS, as well as a regulated DC supply of 1.1 V and a load switch for the 1.8 V to support the DLPC3430 or DLPC3435 controller. The DLPA2000 also contains a motor driver which can be used to drive the focus lens motor. The DLPA2000 has a SPI used for setting the configuration. Using SPI, currents can be set independently for each LED with 10-bit resolution. Other features included are the generation of the system reset, power sequencing, input signals for sequentially selecting the active LED, IC self-protections, and an analog MUX for routing analog information to an external ADC.

Product Folder Links: DLPA2000

Copyright © 2014-2015, Texas Instruments Incorporated



## 7.2 Functional Block Diagram



- A. Pin names refer to DLPA2000 pinout
- B. Pins connected to 'system power' can be locally decoupled with the capacity as indicated in the block diagram. At least adequate decoupling capacity (50 μF or more) should be connected at the location the supply is entering the board.



# 7.3 Feature Description

## 7.3.1 DMD Regulators

DLPA2000 contains three switch-mode power supplies that power the DMD. These rails are VOFS, VBIAS, and VRST. After pulling the PROJ\_ON pin high, the DMD is first initialized followed by a power-up of the VOFS line after a small delay of less than 10 ms followed by VBIAS and VRST with an additional delay of 145 ms. The LED driver and STROBE DECODER circuit can only be enabled after all three rails are enabled. There are two power-down sequences, the normal power-down timing initiated after pulling the PROJ\_ON pin low, and a fast power-down mode where if any one of the rails encounters a fault such as an output short, all three rails are discharged simultaneously. The detailed power-up and power-down diagrams are shown in Figure 4 and Figure 5.




Figure 4. Power Sequence Normal Shutdown Mode


NOTE

All values are typical (unless otherwise noted).

Submit Documentation Feedback



## **Feature Description (continued)**



A. If the FAULT condition happens and its associated interrupt is masked in the Interrupt Mask Register (0Dh), the INTZ does not go low, but all other timing shown in the diagram is unaffected.

Figure 5. Power Sequence Fault Shutdown Mode

### **NOTE**

All values are typical (unless otherwise noted).

#### 7.3.2 RGB Strobe Decoder

DLPA2000 contains RGB color-sequential circuitry that is composed of three NMOS switches, the LED driver, the strobe decoder, and the LED current control. The NMOS switches are connected to the terminals of the external LED package and turn the currents through the LEDs on and off. Package connections are shown in Figure 6 and Figure 9 and corresponding switch map in Table 2.

The LED\_SEL[1:0] signals typically receive a rotating code switching from RED to GREEN to BLUE and then back to RED. When the LED\_SEL[1:0] input signals select a specific color, the NMOSFETs are controlled based on the color selected, and a 10-bit current control DAC for this color is selected that provides a control current to the RGB LEDs feedback control network.



#### **Feature Description (continued)**




Figure 6. Switch Connection for a Common-Anode LED Assembly

Table 2. Switch Positions for Common Anode RGB LEDs (MAP = 0)

		Common Anode		
LED_SEL[1:0]	SW6	SW5	SW4	IDAC INPUT
0x00h	Open	Open	Open	N/A
0x01h	Open	Open	Closed	SW4_IDAC[9:0]
0x02h	Open	Closed	Open	SW5_IDAC[9:0]
0x03h	Closed	Open	Open	SW6_IDAC[9:0]

The switching of the three NMOS switches is controlled such that switches are returned to the open position first before the closed connections are made (break before make). The dead time between opening and closing switches is controlled through the BBM register. Switches that already are in the closed position (and are to remain in the closed state according to the SWCNTRL register) are not opened during the BBM delay time.




Figure 7. BBM Timing (See Register 0Bh in Figure 26)

#### 7.3.3 LED Current Control

DLPA2000 provides time-sequential circuitry to drive three LEDs with independent current control. A system based on a common anode LED configuration is shown in Figure 9 and consists of a buck-boost converter, which provides the voltage to drive the LEDs, three switches connected to the cathodes of the LEDs, an RLIM resistor used to sense the LED current, and a current DAC to control the LED current. The voltage measured at the pin V(RLIM\_K) is used by the regulator loop.

The STROBE DECODER controls the switch positions as described in the previous section (*RGB Strobe Decoder*). With all switches in the open position, the buck-boost output assumes an output voltage of 3.5 V.



For a common-anode RGB LED configuration, the buck-boost output voltage (VLED) assumes a value such that the voltage drop across the sense resistor equals:

$$(SW4\_IDAC[9:0]Ivalue + ILED) \times RLIM$$
 (1)

The exact value of VLED depends on the current setting and the voltage drop across the LED but is limited to 5.4 V. When the STROBE decoder switches from SW4 to SW5, the buck-boost assumes a new output voltage such that the sense voltage equals:

$$(SW6\_IDAC[9:0]Ivalue + ILED) \times RLIM$$
 (3)

The relationship between VIN, VLED, and MAX ILED is shown in Figure 3.

#### 7.3.4 Calculating Inductor Peak Current

To properly configure the DLPA2000 device, a 2.2-µH inductor must be connected between pin L1 and pin L2. The peak current for the inductor in steady state operation can be calculated.

Equation 4 shows how to calculate the peak current  $I_1$  in step down mode operation, and Equation 5 shows how to calculate the peak current  $I_2$  in boost mode operation.  $V_{IN1}$  is the maximum input voltage,  $V_{IN2}$  is the minimum input voltage, f is the switching frequency (2.25 MHz), and L the inductor value (2.2  $\mu$ H).

$$I_{1} = \frac{I_{OUT}}{0.8} + \frac{V_{OUT} \left(V_{IN1} - V_{OUT}\right)}{2 \times V_{IN1} \times f \times L}$$

$$\tag{4}$$

$$I_{2} = \frac{V_{OUT} \times I_{OUT}}{0.8 \times V_{IN2}} + \frac{V_{IN2} \left(V_{OUT} - V_{IN2}\right)}{2 \times V_{OUT} \times f \times L}$$
(5)

The critical current value for selecting the right inductor is the higher value of  $I_1$  and  $I_2$ . Also consider that load transients and error conditions may cause higher inductor currents. This needs to be accounted for when selecting an appropriate inductor. Internally the switching current is limited to a maximum of 4 A.

#### 7.3.5 LED Current Accuracy

The LED drive current is controlled by a current digital-to-analog converter (DAC) and can be set independently for switch SW4, SW5, and SW6. The DAC is trimmed at a current of 750 mA for the DLPA2000 at code: 0x307h. The DLPA2000 current step size is 0.95 mA.

First order gain-error of the DAC can be neglected, but an offset current error must be taken into account. This offset error differs depending on the used RLIM and will be  $\pm 25$  mA for the DLPA2000 for a 100-m $\Omega$  current sense resistor.


The max current of the DLPA2000 (SWx\_IDAC[9:0] = 0x307h) is regulated to 750 mA. At the lowest setting (SWx\_IDAC[9:0] = 0x001h) the current is regulated to 14 mA for the DLPA2000. For this current setting (0x001h), the absolute current error results into a large relative error; however, this is not a typical operating point.


Be aware that the LED current setting not only depends on the accuracy of the RLIM resistor, but also strongly depends on the added resistance of PCB traces and soldering quality. Due to the low value of the current sense resistor RLIM, any extra introduced resistance (for example several  $m\Omega$ ) will result in a noticeable different LED current.



#### 7.3.6 Transient Current Limiting

Typically the forward voltages of the green and blue diodes are close to each other (about 3 V to 4 V). However, the forward voltage of the red diode is significantly lower (1.8 V to 2.5 V). This can lead to a current spike in the red diode when the strobe controller switches from green or blue to red because VLED is initially at a higher voltage than required to drive the RED diode. DLPA2000 provides transient current limiting for each switch to limit the current in the LEDs during the transition. The transient current limit value is controlled through the ILIM[3:0] bits in the IREG register. The same register also contains three bits to select which switch employs the transient current limiting feature. In a typical application, the transient current limit will only apply to the RED diode, and the ILIM[3:0] value will typically be set approximately 10% higher than the DC regulation current. The effect that the transient current limit has on the LED current is shown in Figure 8.





Red LED current without transient current limit. The current overshoots because the buck-boost voltage starts at the (higher) level of the green or blue LED.

LED current with transient current limit.

Figure 8. RED LED Current With and Without Transient Current Limit

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated






Figure 9. LED Driver Block Diagram

# 7.3.7 1.1-V Regulator (Buck Converter)

The buck converter creates a voltage of 1.1 V, and due to its switching nature, an output ripple with a frequency of approximately 2.25 MHz occurs on its output. This ripple is strongly dependent on the decoupling capacitor at the output in combination with the inductor. The magnitude of the ripple can be calculated with Equation 6.

$$\Delta V_{CORE} = V_{CORE} \times \frac{1 - \frac{V_{CORE}}{V_{INC}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$
(6)

The best way to minimize this ripple is to select a capacitor with a very-low ESR.

Copyright © 2014–2015, Texas Instruments Incorporated

Submit Documentation Feedback



**FUNCTION** 

(DC MOTOR)

Coast

Reverse

Forward

Brake

Forward

Н

L

L

#### 7.3.8 Motor Driver

0

0

0

Two control modes are available in the DLPA2000: IN/IN mode and PHASE/ENABLE mode. IN/IN mode is selected if the MODE pin is driven low or left unconnected; PHASE/ENABLE mode is selected if the MODE pin is driven to logic high. Table 3 and Table 4 show the logic for these modes.

The main difference between both modes is that to change the rotation direction for IN/IN mode, both xIN1 and xIN2 signals must change polarity, while for PHASE/ENABLE mode, the PHASE signal must be held high while the PHASE signal is used to change rotation direction for a DC motor. In case a stepper motor is used, the sequence of OUT1 and OUT2 determines the rotation direction.

The motor position is changed by using the internal, register-generated, control signals AIN1 and AIN2 (register 0F[123:122] in combination with BIN1 and BIN2 (register 0F[121:120].

1

0

1

0

Table 3. IN/IN Mode (See Figure 30)

			•	•	
MD_MODE BIT 124 REG 0Fh	xIN1 (ENABLE)	xIN2 (PHASE)	xOUT1	xOUT2	FUNCTION (DC MOTOR)
1	0	X	L	L	Brake
1	1	1	L	Н	Reverse

Table 4. PHASE/ENABLE Mode (See Figure 30)

L

Н

Н

#### 7.3.8.1 Motor Driver Overcurrent Protection

0

1

1

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for a longer period of time than the overcurrent deglitch time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

#### 7.3.9 Measurement System

The measurement system is composed of a 10:1 analog multiplexer (MUX), a programmable-gain amplifier, and a comparator. It works together with the DPP processor to provide:

- White-point correction (WPC) by independently adjusting the RGB LED currents after measuring the brightness of each color with an external light sensor
- A measurement of the:
  - Battery voltage
  - LED forward voltage
  - Exact LED current
  - Temperature as derived by measuring the voltage across an external thermistor

Figure 10 shows a block diagram of the measurement system.






Figure 10. Block Diagram of the Measurement System

Table	e 5. Recommended	Configuration of the AFE for Diffe	erent Input Selections
3:0]	SELECTED INPUT	RECOMMENDED GAIN SETTING	RECOMMENDED SET

AFE_SEL[3:0]	SELECTED INPUT	RECOMMENDED GAIN SETTING AFE-GAIN[1:0]	RECOMMENDED SETTING OF AFE_CAL_DIS BIT
0x00h	SENS2	0x01h (1x)	Setting has no effect on measurement
0x01h	VLED	0x01h (1x)	Setting has no effect on measurement
0x02h	VINA	0x01h (1x)	Setting has no effect on measurement
0x03h	SENS1	0x01h (1x)	Setting has no effect on measurement
0x04h	RLIM_K	0x03h (18x)	Set to 1 if sense voltage is >100 mV. Otherwise set to 0 (default)
0x05h	SW4	0x02h (9.5x)	Set to 1 if sense voltage is >200 mV. Otherwise set to 0 (default)
0x06h	SW5	0x02h (9.5x)	Set to 1 if sense voltage is >200 mV. Otherwise set to 0 (default)
0x07h	SW6	0x02h (9.5x)	Set to 1 if sense voltage is >200 mV. Otherwise set to 0 (default)
0x08h	No connect	N/A	N/A
0x09h	VREF	0x01h (1x)	Setting has no effect on measurement

#### 7.3.10 Protection Circuits

DLPA2000 has several protection circuits to protect the IC and system from damage due to excessive power consumption, die temperature, or over-voltages. These circuits are described in the following sections.

## 7.3.10.1 Thermal Warning (HOT) and Thermal Shutdown (TSD)

DLPA2000 continuously monitors the junction temperature and issues a HOT interrupt if temperature exceeds the HOT threshold. If the temperature continues to increase above the thermal shutdown threshold, all rails are disabled and the TSD bit in the INT register is set. After the temperature drops below its threshold, the system recovers and waits for the DPP to resend the DMD\_EN bit.




Figure 11. Definition of the Thermal Shutdown and Hot-Die Temperature Warning

## 7.3.10.2 Low Battery Warning (BAT\_LOW) and Undervoltage Lockout (UVLO)

If the battery voltage drops below the BAT\_LOW threshold (typically 3.0 V) the BAT\_LOW interrupt is issued, but normal operation continues. After the battery drops below the undervoltage threshold which has a default hardcoded value of 2.3 V (this UVLO voltage can be changed through register 09h from 2.3 V to 4.5 V), the UVLO interrupt is issued, all rails are powered down in sequence, the DMD\_EN bit is reset, and the part enters STANDBY mode. The power rails cannot be re-enabled before the input voltage recovers to >2.4 V. To re-enable the rails, the PROJ\_ON pin must be toggled. The undervoltage threshold is programmable from 2.3 V to 4.5 V in 31 steps.

The UVLO shutdown process will protect the DMD by allowing time for the mirrors to park, then doing a fast discharge of VOFS, VRST, and VBIAS. This protection occurs even in the case of sudden battery removal from the projector, as long as the bulk capacitance on the battery voltage (VINx) keeps this voltage above 2.3 V for as long as needed for VOFS, VRST, and VBIAS to discharge to the required safe levels as shown in the DMD data sheet. VOFS, VRST, and VBIAS discharge times depend on the load capacitance on each regulator. When for instance every supply is decoupled using a capacitor of 0.5  $\mu$ F, VINx should stay above 2.3 V for at least 100  $\mu$ s after the battery is suddenly removed. During this time, the mirrors can be placed in a safe position and VOFS, VRST, and VBIAS can be discharged.


#### **NOTE**

As required by the DMD data sheet, LS\_OUT must stay above 1.65 V until VOFS, VRST, and VBIAS have discharged to their required safe levels.

Product Folder Links: DLPA2000

Copyright © 2014-2015, Texas Instruments Incorporated





A. This time is programmable from 0 to 100 µs

Figure 12. UVLO is Asserted When the Input Supply Drops Below the UVLO Threshold

#### 7.3.10.3 DMD Regulator Fault (DMD FLT)

The DMD regulator is continuously monitored to check if the output rails are in regulation and if the inductor current increases as expected during a switching cycle. If either one of the output rails drops out of regulation (for example, due to a shorted output) or the inductor current does not increase as expected during a switching cycle (due to a disconnected inductor), the DMD\_FLT interrupt bit is set in the INT register, the DMD\_EN bit is reset, and the DMD regulator is shut down. Resetting the DMD\_EN bit also causes the LED driver to power down. To restart the system, the PROJ\_ON pin must be toggled. In case the interrupt is masked, it is sufficient to set the DMD\_EN bit to restart the system.

#### 7.3.10.4 V6V Power-Good (V6V PGF) Fault

The LED driver regulation loop requires the V6V rail for proper operation. The rail is continuously monitored and should the output drop below the power-good threshold, the V6V\_PGF bit is set. The VLED buck-boost is then disabled and attempts to restart automatically.

### 7.3.10.5 VLED Overvoltage (VLED\_OVP) Fault

If the buck-boost output voltage rises above 5.4 V, the VLED\_OVP interrupt is set but the buck-boost regulator is not turned off. A typical condition to cause this fault is an open LED.

#### 7.3.10.6 VLED Power Save Mode

In normal PWM operation, the efficiency of the VLED buck-boost converter dramatically reduces for LED currents below 100 mA. In this case, the power save mode allows high converting efficiency at low output currents by skipping pulses in the switcher's gate driver control.

#### 7.3.10.7 V1V8 PG Failure

If for any reason the voltage on the LS\_OUT drops below approximately 1.3 V, then VOFS, VBIAS, and VRST immediately go into fast shut down. Holding off power down to do mirror parking is not included since 1.3 V is too low to wait for this. Reactivating can only be done by toggling the PROJ\_ON off and on again.

#### 7.3.10.8 Interrupt Pin (INTZ)

The interrupt pin is used to signal events and fault conditions to the host processor. Whenever a fault or event occurs in the IC, the corresponding interrupt bit is set in the INT register, and the open-drain output is pulled low. The INTZ pin is released (returns to HiZ state) and fault bits are cleared when the INT register is read by the host.

However, if a failure persists, the corresponding INT bit remains set and the INTZ pin is pulled low again after a maximum of 32  $\mu$ s.




Interrupt events include fault conditions such as power-good faults, over-voltage, over-temperature shutdown, and UVLO. For all interrupt conditions see the interrupt register on Figure 27.

The MASK register is used to mask events from generating interrupts, that is, from pulling the INTZ pin low. The MASK settings affect the INTZ pin only and have no impact on protection and monitor circuits themselves. When an interrupt is masked, the event causing the interrupt still sets the corresponding bit in the INT register. However, it does not pull the INTZ pin low.

#### 7.3.10.9 SPI

DLPA2000 provides a 4-wire SPI port that supports high-speed serial data transfers up to 33.3 MHz. Support includes register and data buffer write and read operations. The SPI\_CSZ input serves as the active low chip select for the SPI port. The SPI\_CSZ input must be forced low in order to write or read registers and data buffers. When SPI\_CSZ is forced high, the data at the SPI\_DIN input is ignored, and the SPI\_DOUT output is forced to a high-impedance state. The SPI\_DIN input serves as the serial data input for the port; the SPI\_DOUT output serves as the serial data clock for both the input and output data. Data is latched at the SPI\_DIN input on the rising edge of SPI\_CLK, while data is clocked out of the SPI\_DOUT output on the falling edge of SPI\_CLK. Figure 13 shows the SPI port protocol. Byte 0 is referred to as the command byte, where the most significant bit is the write/not read bit. For the W/nR bit, a 1 indicates a write operation, while a 0 indicates a read operation. The remaining seven bits of the command byte are the register address targeted by the write or read operation. The SPI port supports write and read operations for multiple sequential register addresses through the implementation of an auto-increment mode. As shown in Figure 13, the auto-increment mode is invoked by simply holding the SPI\_CSZ input low for multiple data bytes. The register address is automatically incremented after each data byte transferred, starting with the address specified by the command byte. After reaching address 0x7Fh the address pointer jumps back to 0x00h.



1.194.101.01.11.101.0

## 7.3.11 Password Protected Registers

Register addresses 0x11h through 0x27h can be read-accessed the same way as any other register, but are protected against accidental write operations through the PASSWORD register (address 0x10h). To write to a protected register, follow these steps:

- 1. Write data 0xBAh to register address 0x10h.
- 2. Write data 0xBEh to register address 0x10h.

Both writes must be consecutive, that is, there must be no other read or write operation in between sending the two bytes. After the password has been successfully written, registers 0x11h through 0x27h are unlocked and can be write accessed using the regular SPI protocol. They remain unlocked until any byte other than 0xBAh is written to the PASSWORD register or the part is power cycled.

To check if the registers are unlocked, read back the PASSWORD register. If the data returned is 0x00h, the registers are locked. If the PASSWORD register returns 0x01h, the registers are unlocked.



### 7.4 Device Functional Modes

## **Table 6. Modes of Operation**


MODE	DESCRIPTION
OFF	This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values, and the IC does not respond to SPI commands. RESETZ pin is pulled low. The IC will enter OFF mode whenever the PROJ_ON pin is low.
STANDBY	The DMD regulators and LED power (VLED) are turned off, but the IC does respond to the SPI. The device enters STANDBY mode whenever PROJ_ON is set high or DMD_EN <sup>(1)</sup> bit is set to 0 using the SPI interface after PROJ_ON is already high. The device also enters STANDBY mode when a fault condition is detected <sup>(2)</sup> . (See <i>Protection Circuits</i> .)
ACTIVE1	The DMD supplies are enabled but LED power (VLED) is disabled. PROJ_ON pin must be high, DMD_EN bit must be set to 1, and VLED_EN <sup>(3)</sup> bit is set to 0.
ACTIVE2	DMD supplies and LED power are enabled. PROJ_ON pin must be high and DMD_EN and VLED_EN bits must both be set to 1.

- Settings can be done through Reg01h [9] and Reg2E [119]
  Power-good faults, over-voltage, overtemperature shutdown, and undervoltage lockout
  Settings can be done through Reg47h [60], bit is named VLED\_EN\_SET

Table 7. Device State as a Function of Control-Pin **Status** 

PROJ_ON PIN	STATE
LOW	OFF
HIGH	STANDBY ACTIVE1 ACTIVE2 (Device state depends on DMD_EN and VLED_EN bits and whether there are any fault conditions.)





- A. || = OR , & = AND
- B. FAULT = Undervoltage on any supply (except LS\_OUT), thermal shutdown, or UVLO detection
- C. UVLO detection, per the diagram, causes the DLPA2000 to go into the standby state. This is not the lowest power state. If lower power is desired, PROJ\_ON should be set low.
- D. DMD\_EN register bit can be reset or set by SPI writes. DMD\_EN defaults to 0 when PROJ\_ON goes from low to high and then the DPP ASIC software automatically sets it to 1. Also, FAULT = 1 causes the DMD\_EN register bit to be reset.
- E. PWR\_EN is a signal internal to the PAD200x. This signal turns on the VCORE regulator and the load switch that drives pin LS\_OUT

Figure 14. State Diagram

Submit Documentation Feedback



# 7.5 Register Maps

**Table 8. Register Description** 

REGISTER	ADDRESS (HEX)	NAME	TABLE	DESCRIPTION	DEFAULT
USER CONFIG	SURATION DEF	INITIONS		,	1
R	0x00	CHIP ID	Figure 15	Chip Revision Register; DLPA2000	В3
R/W	0x01	CHIPENABLE	Figure 16	Enable Register	0F
R/W	0x02	IREG	Figure 17	Transient-current limit settings	30
R/W	0x03	SW4MSB	Figure 18	Regulation current MSB, SW4	0
R/W	0x04	SW4LSB	Table 13, Table 14	Regulation current LSB, SW4	0
R/W	0x05	SW5MSB	Figure 20	Regulation current MSB, SW5	0
R/W	0x06	SW5LSB	Figure 21, Table 17	Regulation current LSB, SW5	0
R/W	0x07	SW6MSB	Figure 22	Regulation current MSB, SW6	0
R/W	0x08	SW6LSB	Figure 23, Table 20	Regulation current LSB, SW6	0
R/W	0x09	SWCNTRL	Figure 24	Switch ON/OFF control (direct mode)	0
R/W	0x0A	AFE	Figure 25	AFE (MUX) control	0
R/W	0x0B	BBM	Figure 26, Table 23	Break Before Make timing	0
R	0x0C	INT	Figure 27, Table 24	Interrupt register	0
R/W	0x0D	INT MASK	Figure 28, Table 25	Interrupt Mask register	DFh
R/W	0x0E	TIMING	Figure 29, Table 27	Timing register VOFS, VBIAS, VRST, and RESETZ	7
R/W	0x0F	MOTOR CTRL	Figure 30, Table 28	Motor Control register	0
USER PROTE	CTED DEFINITI	ON	•	,	·
R/W	0x10	PASSWORD	Figure 31	Password register	0
R/W	0x11	SYSTEM	Figure 32	System Configuration register	0
USER EEPRO	M SCRATCH PA	AD DEFINITION			
R/W	0x20	BYTE0	Figure 33	User EEPROM, Byte0	0
R/W	0x21	BYTE1	Figure 34	User EEPROM, Byte1	0
R/W	0x22	BYTE2	Figure 35	User EEPROM, Byte2	0
R/W	0x23	BYTE3	Figure 36	User EEPROM, Byte3	0
R/W	0x24	BYTE4	Figure 37	User EEPROM, Byte4	0
R/W	0x25	BYTE5	Figure 38	User EEPROM, Byte5	0
R/W	0x26	BYTE6	Figure 39	User EEPROM, Byte6	0
R/W	0x27	BYTE7	Figure 40	User EEPROM, Byte7	0

# 7.5.1 Chip Revision Register

Figure 15. Chip Revision Register, Address = 00h, HEX = B3

7	6	5	4	3	2	1	0	
CHIP ID [7:0]								
R R R R R R								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 9. Chip Revision Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	CHIP ID	R	1011	CHIPID<3:0>
3:0		R	0011	REVID<3:0>



## 7.5.2 Enable Register

# Figure 16. Enable Register, Address = 01h, HEX = 0F

7	6	5	4	3	2	1	0	
	CHIPENABLE [15:8]							
R/W R/W R/W R/W R/W R/W								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 10. Enable Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15:12		R/W	0000	USER_GPO<3:0>
11		R/W	1	VLED_POWER_SAVE_MODE_DIS Power save mode is used to improve efficiency at light load.
10	CHIPENABLE	R/W	1	FAST_SHUTDOWN_EN Applicable only during a fault condition. Shutdown timing is defined by register 0Eh (see Figure 6)
9		R/W	1	DMD_EN
8		R/W	1	VLED_EN

# 7.5.3 Transient-Current Limit Settings

Figure 17. Transient-Current Limit Settings, Address = 02h, HEX = 30

7	6	5	4	3	2	1	0	
IREG [23:16]								
R/W R/W R/W R/W R/W R/W								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11. Transient-Current Limit Settings Field Descriptions** 

BIT	FIELD	TYPE	RESET		DESCRIPTION	
23	RSVD	R/W	0	Not used		
				IREG_ILIM<3:0>	Rlim = 100 mΩ	
				0000	130 mA	
				0001	150 mA	
				0010	172 mA	
				0011	192 mA	
				0100	220 mA	
				0101	275 mA	
					0110	330 mA
22:19	IREG	R/W	0110	0111	440 mA	
				1000	550 mA	
				1001	660 mA	
				1010	770 mA	
				1011	880 mA	
				1100	990 mA	
				1101	1160 mA	
				1110	1330 mA	
				1111	1500 mA	
18	SW6LIM_EN	R/W	0	SW6LIM_EN Transient current-limit 0 – Transient current- 1 – Transient current-	limit is disabled	



#### Table 11. Transient-Current Limit Settings Field Descriptions (continued)

BIT	FIELD	TYPE	RESET	DESCRIPTION
17	SW5LIM_EN	R/W	0	SW5LIM_EN Transient current-limit enable for SW5 0 – Transient current-limit is disabled 1 – Transient current-limit is enabled
16	SW4LIM_EN	R/W	0	SW4LIM_EN Transient current-limit enable for SW4 0 – Transient current-limit is disabled 1 – Transient current-limit is enabled

# 7.5.4 Regulation Current MSB, SW4

### Figure 18. Regulation Current MSB, SW4, Address = 03h, HEX = 00

7	6	5	1	2	2	1	0		
/	U	J	4	ა		<u> </u>	U		
SW4MSB [31:24]									
R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 12. Regulation Current MSB, SW4 Field Descriptions<sup>(1)</sup>

BIT	FIELD	TYPE	RESET	DESCRIPTION
31:26	CWANCE	R/W	0000	TBD
25:24	SW4MSB	R/W	0000	SW4_IDAC<9:8>

(1) The DLPA2000 can use up to code 0x0FFh for SW4\_IDAC[9:0].

### 7.5.5 Regulation Current LSB, SW4

Figure 19. Regulation Current LSB, SW4, Address = 04h, HEX = 00

7	6	5	4	3	2	1	0	
	SW4LSB [39:32]							
R/W R/W R/W R/W R/W R/W R/W								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 13. Regulation Current LSB, SW4 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
39:32	SW4LSB	R/W	00000000	SW4_IDAC<7:0>

#### Table 14. Regulation Current LSB, SW4 Bit Definitions

DLPA2000 <sup>(1)(2)</sup>									
SW4_IDAC[9:0]	LED CURRENT	SW4_IDAC[9:0]	LED CURRENT	SW4_IDAC[9:0]	LED CURRENT				
0x000h	0 mA	0x100h	257 mA	0x200h	500 mA				
0x00Ch	25 mA	0x101h	258 mA	0x201h	501 mA				
0x00Dh	26 mA	0x102h	259 mA	0x202h	502 mA				
0x0FEh	255 mA	0x1FEh	498 mA	0x306h	749 mA				
0x0FFh	256 mA	0x1FFh	499 mA	0x307h	750 mA				

(1) Values shown are for a typical DLPA2000 unit at T = 25°C. Typical step size is 0.95 mA for  $R_{LIM}$  = 100 m $\Omega$ 

(2) The DLPA2000 can use up to code 0x307h for SW4\_IDAC[9:0].



### 7.5.6 Regulation Current MSB, SW5

### Figure 20. Regulation Current MSB, SW5, Address = 05h, HEX = 00

7	6	5	4	3	2	1	0
			SW5MS	B [47:40]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 15. Regulation Current MSB, SW5 Field Descriptions (1)

BIT	FIELD	TYPE	RESET	DESCRIPTION
47:42	CWEMCD	R/W	0000	TBD
41:40	SW5MSB	R/W	0000	SW5_IDAC<9:8>

(1) The DLPA2000 can use up to code 0x0FFh for SW5\_IDAC[9:0].

### 7.5.7 Regulation Current LSB, SW5

## Figure 21. Regulation Current LSB, SW5, Address = 06h, HEX = 00

7	6	5	4	3	2	1	0
			SW5LSI	B [55:48]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 16. Regulation Current LSB, SW5 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
55:48	SW5LSB	R/W	00000000	SW5_IDAC<7:0>

## Table 17. Regulation Current LSB, SW5 Bit Definitions

DLPA2000 <sup>(1)(2)</sup>					
SW5_IDAC[9:0]	LED CURRENT	SW5_IDAC[9:0]	LED CURRENT	SW5_IDAC[9:0]	LED CURRENT
0x000h	0 mA	0x100h	257 mA	0x200h	500 mA
0x00Ch	25 mA	0x101h	258 mA	0x201h	501 mA
0x00Dh	26 mA	0x102h	259 mA	0x202h	502 mA
0x0FEh	255 mA	0x1FEh	498 mA	0x306h	749 mA
0x0FFh	256 mA	0x1FFh	499 mA	0x307h	750 mA

(1) Values shown are for a typical DLPA2000 unit at T = 25°C. Typical step size is 0.95 mA for  $_{RLIM}$  = 100 m $\Omega$ 

(2) The DLPA2000 can use up to code 0x307h for SW5\_IDAC[9:0].



### 7.5.8 Regulation Current MSB, SW6

### Figure 22. Regulation Current MSB, SW6, Address = 07h, HEX = 00

7	6	5	4	3	2	1	0
			SW6MS	B [63:56]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 18. Regulation Current MSB, SW6 Field Descriptions<sup>(1)</sup>

BIT	FIELD	Туре	Reset	Description
63:58	SW6MSB	R/W	0000	TBD
57:56	SVVOIVISB	R/W	0000	SW6_IDAC<9:8>

(1) The DLPA2000 can use up to code 0x0FFh for SW6\_IDAC[9:0].

### 7.5.9 Regulation Current LSB, SW6

### Figure 23. Regulation Current LSB, SW6, Address = 08h, HEX = 00

7	6	5	4	3	2	1	0
			SW6LSI	3 [71:64]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 19. Regulation Current LSB, SW6 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
71:64	SW6LSB	R/W	00000000	SW6_IDAC<7:0>

## Table 20. Regulation Current LSB, SW6 Bit Definitions

DLPA2000 <sup>(1)(2)</sup>									
SW6_IDAC[9:0]	LED CURRENT	SW6_IDAC[9:0]	LED CURRENT	SW6_IDAC[9:0]	LED CURRENT				
0x000h	0 mA	0x100h	257 mA	0x200h	500 mA				
0x00Ch	25 mA	0x101h	258 mA	0x201h	501 mA				
0x00Dh	26 mA	0x102h	259 mA	0x202h	502 mA				
0x0FEh	255 mA	0x1FEh	498 mA	0x306h	749 mA				
0x0FFh	256 mA	0x1FFh	499 mA	0x307h	750 mA				

(1) Values shown are for a typical DLPA2000 unit at T = 25°C. Typical step size is 0.95 mA for  $R_{LIM}$  = 100 m $\Omega$ 

(2) The DLPA2000 can use up to code 0x307h for SW6\_IDAC[9:0].



### 7.5.10 Switch On/Off Control (Direct Mode)

# Figure 24. Switch On/Off Control (Direct Mode), Address = 09h, HEX = 00

7	6	5	4	3	2	1	0
			SWCNTF	RL [79:72]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 21. Switch On/Off Control (Direct Mode) Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION				
79		R/W	0	SW6 (controls switch 6 if direct mode (see reg 11h) is enabled)	00000	2.3 V (minimum value – default value)		
78	SWCNTRL	R/W	0	SW5 (controls switch 5 if direct mode (see reg 11h) is enabled)	00000	2.37 V Step approximately 70 mV		
77		R/W	0	SW4 (controls switch 4 if direct mode (see reg 11h) is enabled)	11110 11111	4.43 V 4.5 V (maximum value)		
76:72		R/W	00000	UVLO_TRIM<4:0>				

### 7.5.11 AFE (MUX) Control

### Figure 25. AFE (MUX) Control, Address = 0Ah, HEX = 00

7	6	5	4	3	2	1	0
			AFE [	87:80]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 22. AFE (MUX) Control Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
87		R/W	00	AFE_EN
86	AFF	R/W	00	AFE_CAL_DIS
85:84	AFE	R/W	00	AFE_GAIN<1:0>
83:80		R/W	00	AFE_SEL<3:0>

### 7.5.12 Break Before Make (BBM) Timing

## Figure 26. BBM Timing, Address = 0Bh, HEX = 00

7	6	5	4	3	2	1	0
			BBM [	95:88]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 23. BBM Timing Field Descriptions<sup>(1)</sup>

BIT	FIELD	TYPE	RESET	DESCRIPTION			
95:8	BBM	R/W	00000000	BBM_DELAY<7:0>			
8				0x00 - 0  ns	0x40 - 7326 ns	0x80 – 14430 ns	0xC0 - 21534 ns
				0x01 - 333 ns	0x41 – 7437 ns	0x81 – 14541 ns	0xC1 - 21645 ns
				0x02 – 444 ns	0x42 – 7548 ns	0x82 – 14652 ns	0xC2 - 21756 ns
				0x3E - 7104 ns	0x7E - 14208 ns	0xBE - 21312 ns	0xFE - 28416 ns
				0x3F - 7215 ns	0x7F - 14319 ns	0xBF - 21423 ns	0xFF - 28527 ns

(1) It takes 333 to 444 ns to turn off the switches from the time a change occurs on LED\_SEL[1:0].



# 7.5.13 Interrupt Register

# Figure 27. Interrupt Register, Address = 0Ch, HEX = 00

7	6	5	4	3	2	1	0
			INT [1	03:96]			
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 24. Interrupt Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
103		R	0	VLED_OVP VLED buck_boost overvoltage fault interrupt (normal operation resumes) 0 - No fault 1 - Buck_boost output is above OVP threshold
102		R	0	IREG_PG_FAULT V6V power-good fault interrupt (normal operation resumes) 0 – No fault 1 – V6V is not in regulation
101		R	0	PROJ_ON_INT Proj_On interrupt (part enters OFF mode) 0 - Pin is pulled high, normal mode 1 - Pin is pulled low, alerts the DPP that the DMD regulator is about to shut down.
100	INT	R	0	DMD_FAULT DMD regulator fault (part enters STANDBY mode and DMD_EN bit is cleared) 0 - No fault 1 - The inductor current is not increasing at the correct rate, likely to be caused by an open inductor. Or, one of the regulator outputs has dropped below the powergood threshold, likely to be caused by a short
99		R	0	UVLO UVLO interrupt (sensed at VINA pin), DMD bit is cleared. 0 – Battery voltage is above the UVLO threshold 1 – Battery voltage has dropped below the UVLO threshold
98		R	0	BAT_LOW_WARN Low battery warning interrupt (sensed at VINA pin, normal operation resumes) 0 – Battery voltage is above the low-battery threshold 1 – Battery voltage has dropped below the low-battery threshold
97		R	0	TS_WARN Thermal warning interrupt (normal operation resumes) 0 – Die temperature is in normal operating range 1 – Die temperature is above the HOT threshold Or, part has not cooled down enough to recover from HOT.
96		R	0	TS_WARN Thermal Warning Interrupt (normal operation resumes) 0 – Die temperature is in normal operating range 1 – Die temperature is above the HOT threshold Or, part has not cooled down enough to recover from HOT.



## 7.5.14 Interrupt Mask Register

# Figure 28. Interrupt Mask Register, Address = 0Dh, HEX = DF

7	6	5	4	3	2	1	0
			INT N	MASK [111:104]			
RΛ	V R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 25. Interrupt Mask Register Field Descriptions**

		-		_
BIT	FIELD	TYPE	RESET	DESCRIPTION
111		R/W	1	VLED BUCK_BOOST Overvoltage fault interrupt mask 0 – Interrupt is not masked 1 – Interrupt is masked
110		R/W	1	IREG_PG_FAULT_MASK 0 - Interrupt is not masked 1 - Interrupt is masked
109		R/W	0	PROJ_ON interrupt mask 0 – Interrupt is not masked 1 – Interrupt is masked
108	INT MASK	R/W	1	DMD_REGULATOR fault mask 0 – Interrupt is not masked 1 – Interrupt is masked
107		R/W	1	UVLO_MASK 0 – Interrupt is not masked 1 – Interrupt is masked
106		R/W	1	Low Battery Warning Mask (sensed at VINA pin) 0 – Interrupt is not masked 1 – Interrupt is masked
105		R/W	1	Thermal Shutdown Interrupt Mask 0 – Interrupt is not masked 1 – Interrupt is masked
104		R/W	1	Thermal Warning Interrupt Mask 0 – Interrupt is not masked 1 – Interrupt is masked

Product Folder Links: *DLPA2000* 

Copyright © 2014–2015, Texas Instruments Incorporated



# 7.5.15 Timing Register VOFS, VBIAS, VRST, and RESETZ

# Figure 29. Timing Register VOFS, VBIAS, VRST, and RESETZ, Address = 0Eh, HEX = 07

7	6	5	4	3	2	1	0	
TIMING [119:112]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 26. Timing Register VOFS, VBIAS, VRST, and RESETZ Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
119:116	TIMING	R/W	0000	VOFS/RESETZ_DELAY<3:0> (for values see min and max delay)
115:112		R/W	0111	VBIAS/VRST_DELAY<3:0> (for values see min and max delay)

### Table 27. Timing Register VOFS, VBIAS, VRST, and RESETZ Bit Definitions

FIELD NAME	BIT		BIT DEFINITION	
			Min Delay (µs)	Max Delay (µs)
		0000	4.0	4.4
		0001	8.0	8.9
		0010	16.0	17.8
		0011	32.0	35.5
		0100	64.0	71.1
		0101	128.0	142.2
		0110	256.0	284.4
TIMING	[119:112]	0111	512.0	569.0
		1000	6.2	7.1
		1001	12.4	14.2
		1010	24.9	28.4
		1011	49.8	56.9
		1100	99.5	113.8
		1101	199.1	227.6
		1110	398.3	455.2
		1111	1024.2	1138.0



### 7.5.16 Motor Control Register

# Figure 30. Motor Control Register, Address = 0Fh, HEX = $00^{(1)}$

7	6	5	4	3	2	1	0
MOTOR CTRL [127:120]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) VINM can be left floating if the motor controller is not used.

# **Table 28. Motor Control Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
127		R/W	0	TBD
126		R/W	0	TBD
125		R/W	0	MD_EN
124	MOTOR CTRL	R/W	0	MD_MODE
123		R/W	0	MD_AIN1
122		R/W	0	MD_AIN2
121		R/W	0	MD_BIN1
120		R/W	0	MD_BIN2

### 7.5.17 Password Register

Figure 31. Password Register, Address = 10h, HEX = 00

	7	6	5	4	3	2	1	0			
PASSWORD [135:128]											
	R/W R/W R/W R/W R/W R/W R/W										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 29. Password Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
135:128	PASSWORD	R/W		USER PASSWORD (0xBAh + 0xBEh) Disable (0x00h) Once set, register 11h can be written.

# 7.5.18 System Configuration Register

### Figure 32. System Configuration Register, Address = 11h, HEX = 00

7	6	5	4	3	2	1	0		
SYSTEM [143:136]									
R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 30. System Configuration Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
143:139		R/W	00000	TBD
138		R/W	0	EEPROM_PROGRAM Program scratch pad values to EEPROM
137	SYSTEM	R/W	0	DIRECT_MODE Allows direct control of switches through SW CONTROL REGISTER
136		R/W	0	TBD



#### 7.5.19 User EEPROM, BYTE0

### Figure 33. User EEPROM, BYTE0, Address = 20h, HEX = 00

7	6	5	4	3	2	1	0		
BYTE0 [7:0]									
R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 31. User EEPROM, BYTE0 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	BYTE0	R/W	00000000	USER BYTE 0

### 7.5.20 User EEPROM, BYTE1

### Figure 34. User EEPROM, BYTE1, Address = 21h, HEX = 00

7	6	5	4	3	2	1	0		
BYTE1 [15:8]									
R/W R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 32. User EEPROM, BYTE1 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15:8	BYTE1	R/W	00000000	USER BYTE 1

#### 7.5.21 User EEPROM, BYTE2

### Figure 35. User EEPROM, BYTE2, Address = 22h, HEX = 00

7	6	5	4	3	2	1	0		
BYTE2 [23:16]									
R/W R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 33. User EEPROM, BYTE2 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION		
23:16	BYTE2	R/W	00000000	USER BYTE 2		

#### 7.5.22 User EEPROM, BYTE3

### Figure 36. User EEPROM, BYTE3, Address = 23h, HEX = 00

7	6	5	4	3	2	1	0			
BYTE3 [31:24]										
R/W	R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 34. User EEPROM, BYTE3 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
31:24	BYTE3	R/W	00000000	USER BYTE 3



#### 7.5.23 User EEPROM, BYTE4

### Figure 37. User EEPROM, BYTE4, Address = 24h, HEX = 00

7	6	5	4	3	2	1	0			
BYTE4 [39:32]										
R/W	R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 35. User EEPROM, BYTE4 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
39:32	BYTE4	R/W	00000000	USER BYTE 4

### 7.5.24 User EEPROM, BYTE5

### Figure 38. User EEPROM, BYTE5, Address = 25h, HEX = 00

7	6	5	4	3	2	1	0		
BYTE5 [47:40]									
R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 36. User EEPROM, BYTE5 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
47:40	BYTE5	R/W	00000000	USER BYTE 5

#### 7.5.25 User EEPROM, BYTE6

### Figure 39. User EEPROM, BYTE6, Address = 26h, HEX = 00

7	6	5	4	3	2	1	0		
BYTE6 [55:48]									
R/W R/W R/W R/W R/W R/W R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 37. User EEPROM, BYTE6 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
55:48	BYTE6	R/W	00000000	USER BYTE 6

### 7.5.26 User EEPROM, BYTE7

### Figure 40. User EEPROM, BYTE7, Address = 27h, HEX = 00

7	6	5	4	3	2	1	0			
	BYTE7 [63:56]									
R R R R R R										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 38. User EEPROM, BYTE7 Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
63:56	BYTE7	R	00000000	USER BYTE 7



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

A DLPC343x controller can be used with a DLP2010 (.2 WVGA) DMD or DLP3010 (.3 720p) DMD to provide a compact, reliable, high-efficiency display solution for many different video display applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions with the primary direction being into collection optics within a projection lens. The projection lens sends the light to the destination needed for the application. Each application is derived primarily from the optical architecture of the system and the format of the pixel data being input into the DLPC343x.

In display applications using the DLP2010 DMD or DLP3010 DMD, the DLPA2000 provides all needed analog functions including the analog power supplies and the RGB LED driver to provide a robust and efficient display solution. Display applications of interest include pico-projectors embedded in display devices like smart phones, tablets, cameras, and camcorders. Other applications include wearable (near-eye) displays, battery-powered mobile accessory, interactive display, low latency gaming displays, and digital signage.

Alternately, a DLPC150 controller can be used with a DLP2010 or DLP2010NIR DMD. Applications of interest when using the DLPC150 controller include machine vision systems, spectrometers, skin analysis, medical systems, material identification, chemical sensing, infrared projection, and compressive sensing. In a spectroscopy application the DLPC150 controller and DLP2010NIR DMD are often combined with a single element detector to replace expensive InGaAs array-based detector designs. In this application the DMD acts as a wavelength selector reflecting specific wavelengths of light into the single point detector.

### 8.2 Typical Projector Application

A common application when using DLPA2000 with DLP2010 DMD and DLPC3430 controller is for creating a pico-projector embedded in a handheld product. For example, a pico-projector may be embedded in a smart phone, a tablet, a camera, or camcorder. The DLPC3430 in the pico-projector embedded module typically receives images from a host processor within the product as shown in Figure 41. DLPA2000 provides power supply sequencing and controls the LED currents as required by the application.




Figure 41. Typical Embedded Setup Using DLPA2000



### **Typical Projector Application (continued)**

#### 8.2.1 Design Requirements

A pico-projector is created by using a DLP chipset comprised of DLP2010 (.2 WVGA) DMD, DLPC3430, or DLPC3435 controller and DLPA2000 PMIC/LED driver. The DLPC3430 or DLPC3435 does the digital image processing, the DLPA2000 provides the needed analog functions for the projector, and DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chipset, other chips may be needed. At a minimum, a flash part is needed to store the software and firmware to control the DLPC3430 or DLPC3435.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector.

For connecting the DLPC3430 or DLPC3435 to the Host Processing to receive images, parallel interface is used. While using parallel interface, I<sup>2</sup>C should be connected to the Host Processor for sending commands to the DLPC3430 or DLPC3435.

The only power supplies needed external to the projector are the battery (SYSPWR) and a regulated 1.8-V supply. The entire pico-projector can be turned on and off by using a single signal called PROJ\_ON. When PROJ\_ON is high, the projector turns on and begins displaying images. When PROJ\_ON is set low, the projector turns off and draws just microamps of current on SYSPWR. When PROJ\_ON is set low, the 1.8-V supply can continue to be left at 1.8 V and used by other non-projector sections of the product. If PROJ\_ON is low, the DLPA2000 will not draw current on the 1.8-V supply.

#### 8.2.2 Detailed Design Procedure

For connecting together the DLP2010, DLPC3430 or DLPC3435, and DLPA2000, see the reference design schematic. When a circuit board layout is created from this schematic, a very small circuit board is possible. An example small board layout is included in the reference design database. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

A miniature stepper motor can optionally be added to the optical engine for creating a motorized focus. Direct control and driving of the motor can be done by the DLPA2000, and software commands sent over I<sup>2</sup>C to the DLPC3430 or DLPC3435 are available to move the motor to the desired position.



# **Typical Projector Application (continued)**

#### 8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in Figure 42. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs.




Figure 42. Luminance vs Current

# 8.3 Typical Mobile Sensing Application

A typical embedded system application using the DLPC150 controller and the DLPC2010NIR is shown in Figure 43. In this configuration, the DLPC150 controller supports a 24-bit parallel RGB input, typical of LCD interfaces, from an external source or processor. The DLPC150 controller processes the digital input image and converts the data into the format needed by the DLP2010NIR. The DLP2010NIR steers light by setting specific micromirrors to the *on* position, directing light to the detector, while unwanted micromirrors are set to the *off* position, directing light away from the detector. The microprocessor sends binary images to the DLP2010NIR to steer specific wavelengths of light into the detector. The microprocessor uses an analog-to-digital converter to sample the signal received by the detector into a digital value. By sequentially selecting different wavelengths of light and capturing the values at the detector, the microprocessor can then plot a spectral response to the light.



# Typical Mobile Sensing Application (continued)




Figure 43. Typical Application Diagram

#### 8.3.1 Design Requirements

All applications using the DLP 0.2-inch WVGA chipset require the:

- DLPC150 controller, and
- DLPA2000 PMIC, and
- DLP2010 or DLP2010NIR DMD

components for operation. The system also requires an external parallel flash memory device loaded with the DLPC150 configuration and support firmware. DLPC150 does the digital image processing and formats the data for the DMD. DLPA2000 PMIC provides the needed analog functions for the DLPC150 and DLP2010 or DLP2010NIR. The chipset has several system interfaces and requires some support circuitry. The following interfaces and support circuitry are required:

- DLPC150 system interfaces:
  - Control interface
  - Trigger interface
  - Input data interface
  - Illumination interface
- DLPC150 support circuitry and interfaces:
  - Reference clock
  - PLL
  - Program memory flash interface
- DMD interfaces:
  - DLPC150 to DMD digital data
  - DLPC150 to DMD control interface
  - DLPC150 to DMD micromirror reset control interface

Submit Documentation Feedback



### Typical Mobile Sensing Application (continued)

#### 8.3.2 Detailed Design Procedure

#### 8.3.2.1 Dlpc150 System Interfaces

The 0.2-inch WVGA chipset supports a 16-bit or 24-bit parallel RGB interface for image data transfers from another device. There are two primary output interfaces: illumination driver control interface and sync outputs.

#### 8.3.2.1.1 Control Interface

The 0.2-inch WVGA chipset supports I<sup>2</sup>C commands through the control interface. The control interface allows another master processor to send commands to the DLPC150 controller to query system status or perform realtime operations, such as LED driver current settings.

### 8.3.3 Application Curve

In a reflective spectroscopy application, a broadband light source illuminates a sample and the reflected light spectrum is dispersed onto the DLP2010NIR. A microprocessor in conjunction with the DLPC150 controls individual DLP2010NIR micromirrors to reflect specific wavelengths of light to a single point detector. The microprocessor uses an analog-to-digital converter to sample the signal received by the detector into a digital value. By sequentially selecting different wavelengths of light and capturing the values at the detector, the microprocessor can then plot a spectral response to the light. This systems allows the measurement of the collected light and derive the wavelengths absorbed by the sample. This process leads to the absorption spectrum shown in Figure 44.




Figure 44. Sample Dlpc150 Based Spectrometer Output



# 9 Power Supply Recommendations

The DLPA2000 is designed to operate from a 2.3 V to 6-V input voltage supply or battery. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminal, or supply peak current limitations, additional bulk capacitance may be required. In the case ringing that is caused by the interaction with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping. The amount of bulk capacitance required should be evaluated such that the input voltage can remain in specification long enough for a proper fast shutdown to occur for the VOFS, VRST, and VBIAS supplies. The shutdown begins when the input voltage drops below the programmable UVLO threshold such as when the external power supply or battery supply is suddenly removed from the system.

Copyright © 2014–2015, Texas Instruments Incorporated Product Folder Links: *DLPA2000* 



### 10 Layout

### 10.1 Layout Guidelines

As for all chips with switching power supplies, the layout is an important step in the design, especially in the case of high peak currents and high switching frequencies. If the layout is not carefully done, the regulators could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current paths and for the power ground tracks. Input capacitors, output capacitors, and inductors should be placed as close as possible to the IC.

Figure 45 shows an example layout that has critical parts placed as close as possible to the pins they are connected to. Here are recommendations for the following components:

- R1 is RLIM and is connected via a wide trace and as short as possible to the DLPA2000 and the ground.
- L1 is the big inductor for the VLED that is connected via two wide traces to the pins.
- C3/C4 are the decoupling capacitors for the VLED and they are as close as possible placed to the part and directly connected to ground.
- L3/C20 are components used for the VCORE BUCK. L3 is placed close to the pin and connected with a wide trace to the part. C20 is placed directly beside the inductor and connected to the PGND pin.
- L2 This inductor is part of the DMD reset regulators and is also placed as close as possible to the DLPA2000 using wide PCB traces.

### 10.2 Layout Example




Figure 45. Example Layout of DLPA2000



# 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Device Nomenclature




Figure 46. DLPA2000 Package Marking(Top View)

### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
DLPA2000	Click here	Click here	Click here	Click here	Click here		
DLPC3430	Click here	Click here	Click here	Click here	Click here		
DLPC3435	Click here	Click here	Click here	Click here	Click here		
DLP2010	Click here	Click here	Click here	Click here	Click here		

Table 39. Related Links

# 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

DLP, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.



# 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.6 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.




# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

- Insertion of device –The device is located such as symbolization in upper side and lead pins in lower side.
- Cover tape The cover tape does not cover the index hole and does not shift to outside from carrier tape.
- Tape Structure -The carrier tape is made of plastic and the structure is shown in above schematic. The device is put on embossed area of carrier tape, and covered by cover tape made of plastic.
- ESD Countermeasure Plastic material used in both carrier tape and cover tape are static dissipative.
- Material Polycarbonate, Polystyrene or and approved equivalent (Static Dissipative / Antistatic).
- Packing method The reel is packed into Moisture Barrier bag and fastened by heat-sealing after fixed the end of leader tape by tape. The QFN device packing includes desiccant, humidity indicator.
- Reel Box Each Moisture Barrier bag is packed into reel box.



- Reel Box Material Corrugated Fiberboard
- Shipping Box -The filler such as cushion is added if space exists inside. The size of shipping box will be changed per packing quantity of reel box.



Product Folder Links: DLPA2000

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

26-Feb-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DLPA2000DYFFR	ACTIVE	DSBGA	YFF	56	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		PAD2000 A3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





26-Feb-2015

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DLPA2000DYFFR	DSBGA	YFF	56	3000	330.0	12.4	3.4	3.75	0.82	8.0	12.0	Q1

www.ti.com 20-Sep-2016




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DLPA2000DYFFR	DSBGA	YFF	56	3000	367.0	367.0	35.0



DIE SIZE BALL GRID ARRAY




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.