



# **DRV1100**

# HIGH POWER DIFFERENTIAL DRIVER AMPLIFIER

## **FEATURES**


- HIGH OUTPUT CURRENT: 230mA
- SINGLE SUPPLY OPERATION: 5V
- 5MHz BANDWIDTH: 6Vp-p into 15Ω
- VERY LOW THD AT HIGH POWER:
   -72dBc at 6Vp-p, 100kHz, 100Ω
- LOW QUIESCENT CURRENT: 11mA
- FIXED DIFFERENTIAL GAIN: 3V/V

# **APPLICATIONS**

- xDSL TWISTED PAIR LINE DRIVER
- COMMUNICATIONS LINE DRIVER
- TRANSFORMER DRIVER
- SOLENOID DRIVER
- HIGH POWER AUDIO DRIVER
- CRT YOKE DRIVER

## DESCRIPTION

The DRV1100 is fixed gain differential line driver designed for very low harmonic distortion at the high powers required of xDSL line interface standards. Operating on a single +5V supply, it can deliver 230mA peak output current and 9.5Vp-p differential output voltage swing. This high output power on a single +5V supply makes the DRV1100 an excellent choice for the xDSL applications that require up to 17dBm power onto the line with high crest factors. The DRV1100 is available in both 8-pin plastic DIP and SO-8 packages.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# **SPECIFICATIONS**

At  $V_{DD}$  = +5.0V,  $V_{CM}$  =  $V_{DD}/2$ ,  $T_A$  = 25°C, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC PERFORMANCE					
-3dB Bandwidth	$R_L = 15\Omega$ , $V_O = 1Vp-p$		8		MHz
	$R_L \ge 100\Omega$ , $V_Q = 1Vp-p$		11		MHz
	$R_L = 15\Omega$ , $V_Q = 6Vp-p$		5		MHz
	$R_1 \ge 100\Omega$ , $V_0 = 6Vp-p$		6		MHz
Differential Slew Rate	$R_1 = 100\Omega, V_0 = 6Vp-p$		80		V/μs
Step Response Delay(1)	$V_{O} = 1Vp-p$		25		ns
Settling Time to 1%, Step Input	$V_{\Omega} = 1V_{p-p}, R_{I} = 100\Omega$		0.25		μs
Settling Time to 1%, Step Input	$V_{\rm O} = 6 \text{Vp-p}, R_{\rm L} = 100 \Omega$		0.3		μs
Settling Time to 0.1%, Step Input	$V_{\rm O} = 1 \text{Vp-p}, R_{\rm L} = 100 \Omega$		0.8		μs
Settling Time to 0.1%, Step Input	$V_{\Omega} = 6V_{p-p}, R_{L} = 100\Omega$		1.1		μs
THD, Total Harmonic Distortion <sup>(2)</sup>	0 117 2				· ·
f = 10kHz	$R_1 = 100\Omega$ , $V_0 = 6Vp-p$		-85		dBc
f = 10kHz	$R_L = 15\Omega$ , $V_O = 6Vp-p$	-66	-76		dBc
f = 100kHz	$R_L = 100\Omega$ , $V_O = 6Vp-p$		-72		dBc
f = 100kHz	$R_L = 15\Omega$ , $V_O = 6Vp-p$		-65		dBc
Input Voltage Noise	f = 100kHz		30		nV/√ <del>Hz</del>
Input Current Noise	f = 100kHz		0.5		fA/√Hz
INPUT CHARACTERISTICS					
Differential Input Resistance			1011		Ω
Differential Input Capacitance			1		pF
Common-Mode Input Resistance			1011		Ω
Common-Mode Input Capacitance			6		pF
Input Offset Voltage			5		mV
Input Bias Current			1		pA
Common-Mode Rejection Ratio	Input Referred		62		dB
Power Supply Rejection Ratio	Input Referred	60	76		dB
Input Common-Mode Voltage Range <sup>(3)</sup>	input resorted	0.5	""	V <sub>DD</sub> -0.5	V
OUTPUT CHARACTERISTICS					
Differential Output Offset, RTO			10	25	mV
Differential Output Offset Drift, RTO	−40°C to +85°C		30		μV/°C
Differential Output Resistance			0.16		Ω
Peak Current (Continuous)	$R_1 = 15\Omega$	200	230		mA
Differential Output Voltage Swing	$R_1 = 1k\Omega$		9.6		Vp-p
2 moronian Galpar Forlage Grining	$R_1 = 100\Omega$	8.5	9.5		Vp-p
	$R_L = 15\Omega$	6.0	6.6		Vp-p
Output Voltage Swing, Each Side	$R_L = 1k\Omega$	0.125	0.0	4.875	V
Gain	Fixed Gain, Differential	5.120	3		V/V
Gain Error	r ixed carr, bireformar			±0.25	dB
POWER SUPPLY					
Operating Voltage Range		+4.5	+5.0	+5.5	V
Quiescent Current	$V_{DD} = 5.0V$		+11	+16	mA
TEMPERATURE RANGE	<del></del>	-40		+85	°C
Thermal Resistance, $\theta_{JA}$					
DRV1100P 8-Pin DIP			100		°C/W
DRV1100U 8-Pin SO-8			125		°C/W


NOTES: (1) Time from 50% point of input step to 50% point of output step. (2) Measurement Bandwidth = 500kHz. (3) Output common-mode voltage follows input common-mode voltage; therefore, if input  $V_{CM} = V_{DD}/2$ , then output  $V_{CM} = V_{DD}/2$ .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



2

#### **PIN CONFIGURATIONS**



### **ABSOLUTE MAXIMUM RATINGS**

Analog Inputs: Current
±10mA, Continuous
Voltage GND -0.3V to V <sub>DD</sub> +0.2V
Analog Outputs Short Circuit to Ground (+25°C) Momentary
Analog Outputs Short Circuit to V <sub>DD</sub> (+25°C) Momentary
V <sub>DD</sub> to GND0.3V to 6V
Junction Temperature +150°C
Storage Temperature Range40°C to +125°C
Lead Temperature (soldering, 3s) +260°C
Power Dissipation (See Thermal/Analysis Discussion)

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>			
DRV1100P	8-Pin PDIP	006			
DRV1100U	8-Lead SO-8	182			

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.




# **ELECTROSTATIC** DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


# **TYPICAL PERFORMANCE CURVES**


At  $V_{DD}$  = +5.0V,  $V_{CM}$  =  $V_{DD}/2$ ,  $T_A$  = 25°C, unless otherwise specified.


















# **TYPICAL PERFORMANCE CURVES (CONT)**


At  $V_{DD}$  = +5.0V,  $V_{CM}$  =  $V_{DD}/2$ ,  $T_A$  = 25°C, unless otherwise specified.


















# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{DD}$  = +5.0V,  $V_{CM}$  =  $V_{DD}/2$ ,  $T_A$  = 25°C, unless otherwise specified.









## APPLICATIONS INFORMATION

#### INTERNAL BLOCK DIAGRAM

The DRV1100 is a true differential input to differential output fixed gain amplifier. Operating on a single +5V power supply, it provides an internally fixed differential gain of +3 and a common-mode gain of +1 from the input to output. Fabricated on an advanced CMOS process, it offers very high input impedance along with a low impedance 230mA output drive. Figure 1 shows a simplified internal block diagram.




FIGURE 1. Simplified DRV1100 Internal Block Diagram.

To achieve the maximum dynamic range, operate the DRV1100 with the inputs centered at  $V_{\rm DD}/2$ . This will place the output differential swing centered at  $V_{\rm DD}/2$  for maximum swing and lowest distortion. Purely differential input signals will produce a purely differential output signal. A single ended input signal, applied to one input of the DRV1100, with the other input at a fixed voltage, will produce both a differential and common-mode output signal. This is an acceptable mode of operation when the DRV1100 is driving an element with good common-mode rejection (such as a transformer).

### **DIFFERENTIAL OUTPUT VOLTAGE AND POWER**

Applying the balanced differential output voltage of the DRV1100 to a load between the outputs will produce a peak-to-peak voltage swing that is twice the swing of each individual output. This is illustrated in Figure 2 where the common-mode voltage is  $V_{\rm DD}/2$ . For a load connected between the outputs, the only voltage that matters is the differential voltage between the two outputs—the common-mode voltage does not produce any load current in this case.

The peak power that the DRV1100 can deliver into a differential load is  $V_P^2/R_L$ . The Typical Performance Curves show the maximum Vp-p versus load and frequency. The peak voltage (Vp) equals 1/2 of the peak-to-peak voltage




FIGURE 2. DRV1100 Single Ended and Differential Output Waveforms.

(Vp-p). Squaring 1/2 of the Vp-p and dividing by the load will give the peak power. For example, the Typical Performance Curves show that on +5V supply the DRV1100 will deliver 6.8Vp-p into  $15\Omega$  at 500kHz. The peak load power under this condition is  $(6.8\text{Vp-p/2})^2/15\Omega = 770\text{mW}$ .

#### **SUPPLY VOLTAGE**

The DRV1100 is designed for operation on a single +5V supply. For loads >  $200\Omega$ , each output will swing rail to rail. This gives a peak-to-peak differential output swing that is approximately = 2 •  $V_{DD}.$  For best distortion performance, the power supply should be decoupled to a good ground plane immediately adjacent to the package with a  $0.1\mu F$  capacitor. In addition, a larger electolytic supply decoupling capacitor (6.8 $\mu F)$  should be near the package but can be shared among multiple devices.

#### **DIGITAL SUBSCRIBER LINE APPLICATIONS**

The DRV1100 is particularly suited to the high power, low distortion, requirements of a twisted pair driver in digital communications applications. These include HDSL (High bit rate Digital Subscriber Lines), ADSL (Asymmetrical Digital Subscriber Lines), and RADSL (Rate adaptive ADSL). Figure 3 shows a typical transformer coupled xDSL line driver configuration. In general, the DRV1100 is usable for output power requirements up to 17dBm with a crest factor up to 6 (crest factor is the ratio of peak to rms voltage).

To calculate the required amplifier power for an xDSL application—

• Determine the average power required onto the line in the particular application. The DRV1100 must be able to deliver twice this power (+3dB) to account for the power




FIGURE 3. Typical Digital Subscriber Line Application.

loss through the series impedance matching resistors shown in Figure 3. Twice the required line power must be delivered by the DRV1100 through the frequency band of interest with the distortion required by the system.

• Calculate the RMS voltage required at the output of the DRV1100 with this 2X line power requirement. Vrms =  $(2 \cdot P_{LINE} \cdot R_L)^{1/2}$ , where  $R_L$  is the total load impedance that the DRV1100 must drive. Multiply this Vrms by 2 • crest factor to get the total required differential peak-to-peak voltage at the output. The DRV1100 must be able to drive the peak-to-peak differential voltage into the load impedance.

Where possible, the transformer turns ratio may be adjusted to keep within the DRV1100 output voltage and current constraints for a given  $R_{LINE}$  and desired power onto the line.

Using the example of Figure 3, assume the average power desired on a  $135\Omega$  line is 14dBm (HDSL). Twice this power (17dBm) is required into the matching resistors on the primary side of the transformer. This  $135\Omega$  load is reflected through the 1:4 transformer as a  $(135/(4^2)) = 8.4\Omega$  load. The two series  $4.1\Omega$  resistors, along with the  $0.2\Omega$  differential output impedance of the DRV1100, will provide impedance matching into this  $8.4\Omega$  load. The DRV1100 will see approximately a  $16.5\Omega$  load under these conditions. The required 17dBm (50mW) into this load will need an output Vrms =  $(50mW \cdot 16.5)^{1/2} = 0.91Vrms$ . Assuming a crest factor of 3, the differential peak-to-peak output voltage =  $6 \cdot 0.91 = 5.45Vp-p$ . The Typical Performance Curves show that, at 100kHz, the DRV1100 can deliver this voltage swing with less than -62dB THD.

#### **OUTPUT PROTECTION**

Figure 3 also shows overvoltage and short circuit protection elements that are commonly included in xDSL applications. Overvoltage suppressors include diodes or MOV's. The outputs of the DRV1100 can be momentarily shorted to

ground or to the supply without damage. The outputs are not, however, designed for a continuous short to ground or the supply.

#### POWER DISSIPATION AND THERMAL ANALYSIS

The total internal power dissipation of the DRV1100 is the sum of a quiescent term and the power dissipated internally to deliver the load power. The Typical Performance Curves show the quiescent current over temperature. At +5V supply, the typical no load supply current of 11mA will dissipate 55mW quiescent power. The rms power dissipated in the output circuit to deliver a Vrms to a load  $R_L$  is:

$$Prms = (V_{DD} - Vrms) \cdot (Vrms/R_{L})$$

The internal power dissipation will reach a maximum when Vrms is equal to  $V_{DD}/2$ . For a sinusoidal output, this corresponds to an output Vp-p = 1.41 •  $V_{DD}$ .

As an example, compute the power and junction temperature under a worst case condition with  $V_{DD}=+5V$  and Vrms=2.5V into a  $16\Omega$  differential load (peak output current for a sinusoid would be 222mA). The total internal power dissipation would be:

$$(5V \cdot 11mA) + (5V - 2.5V) \cdot (2.5V/16\Omega) = 446mW$$

To compute the internal junctions temperature, this power is multiplied by the junction to ambient thermal impedance (to get the temperature rise above ambient) then added to the ambient temperature. Using the specified maximum ambient temperature of +85°C, the junction temperature for the DRV1100 in an SO-8 package under these worst case conditions will be:

$$T_J = 85^{\circ}C + 0.446W \cdot 125^{\circ}C/W = 141^{\circ}C$$






FIGURE 4. Junction Temperature Rise From Ambient for the DRV1100U.

The internal junction temperature should, in all cases, be limited to  $<150^{\circ}\text{C}$ . For a maximum ambient temperature of +85°C, this limits the internal temperature rise to less than 65°C. Figure 4 shows the temperature rise from ambient to junction for loads of  $15\Omega$  and  $100\Omega$ . This shows that the internal junction temperature will never exceed the rated maximum for a  $15\Omega$  load.

#### INPUT INTERFACE CIRCUITS

Best performance with the DRV1100 is achieved with a differential input centered at  $V_{\rm DD}/2$ . Signals that do not require DC coupling may be connected as shown in Figure 5 through blocking caps to a midpoint reference developed through resistor dividers from the supply voltage. The value for the  $R_{\rm B}$  resistors determine four performance requirements

- They bias the inputs at the supply midpoint.
- They provide a DC bias current path for the input to the DRV1100
- They set the AC input impedance for the source signals to  $R_{\rm B}/2$ .
- They set the low frequency cutoff frequency along with  $C_{\rm B}.$




FIGURE 5. AC Coupled Differential Input Interface.

Often, the  $R_B$  resistors will be set to a relatively high value (>  $10k\Omega$ ) to minimize quiescent current in the reference path. If a lower input impedance is desired, additional terminating resistors may be added to the input side of the blocking capacitors ( $C_B$ ).

The circuit of Figure 5 may also be operated with only a single ended input. In that case, the reference voltage on the other input should be decoupled to ground with a  $0.1\mu F$  capacitor. In this connection, the input will generate unbalanced outputs. The differential output voltage will still be 3 times the input peak-to-peak voltage, but since there is now a common-mode voltage input, there will be a common mode voltage output. The output common-mode voltage will be equal to the input signal's peak-to-peak swing. This common-mode component will reduce the available differential output voltage swing. However, if the output load has good common-mode rejection, such as a transformer, this is an acceptable way of using the DRV1100 with a single ended source.

Figure 6 shows a means of translating a ground centered single ended input to a purely differential signal for application to DRV1100 input. This circuit uses a wideband dual op amp in cross coupled feedback configuration.

The outputs of this circuit may then be fed into the inputs of Figure 5. The total gain of Figure 6 is 2 •  $(R_F/R_G)$ . The circuit will act to hold all 4 op amp inputs equal to the + input of the lower op amp. Since this is at ground, the midpoint for the input signal (where the two outputs will be equal) is also at 0V.




FIGURE 6. Single Ended to Differential Conversion.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV1100U	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		DRV 1100U	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DRV1100U	D	SOIC	8	75	506.6	8	3940	4.32

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated