









**DRV8802** SLVSAM9D - APRIL 2011 - REVISED DECEMBER 2015

# **DRV8802 DC Motor Driver IC**

#### **Features**

- 8.2-V to 45-V Operating Supply Voltage Range
- **Dual H-Bridge Current-Control Motor Driver** 
  - Drive Two DC Motors
  - Brake Mode
  - Four Level Winding Current Control
- 1.6-A Maximum Drive Current at 24 V and  $T_{\text{A}}$
- Industry Standard Parallel Digital Control Interface
- Low Current Sleep Mode
- Built-In 3.3-V Reference Output
- Small Package Footprint
- **Protection Features** 
  - Overcurrent Protection (OCP)
  - Thermal Shutdown (TSD)
  - VM Undervoltage Lockout (UVLO)
  - Fault Condition Indication Pin (nFAULT)
- Thermally Enhanced Surface Mount Package

# **Applications**

- **Printers**
- Scanners
- Office Automation Machines
- **Gaming Machines**
- **Factory Automation**
- Robotics

# 3 Description

The DRV8802 provides an integrated motor driver solution for printers, scanners, and other automated equipment applications. The device has two H-bridge drivers, and is intended to drive DC motors. The output driver block for each consists of N-channel power MOSFET's configured as H-bridges to drive the motor windings. The DRV8802 can supply up to 1.6-A peak or 1.1-A RMS output current (with proper heatsinking at 24 V and 25°C) per H-bridge.

A simple parallel digital control interface is compatible with industry-standard devices. Decay mode is programmable to allow braking or coasting of the motor when disabled.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout and overtemperature.


The DRV8802 is available in a 28-pin HTSSOP package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8802	HTSSOP (28)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





# **Table of Contents**

1	Features 1	8	Application and Implementation	14
2	Applications 1		8.1 Application Information	14
3	Description 1		8.2 Typical Application	14
4	Revision History2	9	Power Supply Recommendations	17
5	Pin Configuration and Functions 3		9.1 Bulk Capacitance	1
6	Specifications4		9.2 Power Supply and Logic Sequencing	1
•	6.1 Absolute Maximum Ratings 4	10	Layout	18
	6.2 ESD Ratings		10.1 Layout Guidelines	18
	6.3 Recommended Operating Conditions		10.2 Layout Example	18
	6.4 Thermal Information		10.3 Thermal Considerations	18
	6.5 Electrical Characteristics	11	Device and Documentation Support	20
	6.6 Typical Characteristics		11.1 Documentation Support	20
7	Detailed Description 8		11.2 Community Resources	20
•	7.1 Overview 8		11.3 Trademarks	20
	7.2 Functional Block Diagram9		11.4 Electrostatic Discharge Caution	20
	7.3 Feature Description		11.5 Glossary	20
	7.4 Device Functional Modes		Mechanical, Packaging, and Orderable Information	

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision C (August 2013) to Revision D

**Page** 


Product Folder Links: DRV8802

Copyright © 2011–2015, Texas Instruments Incorporated



# 5 Pin Configuration and Functions

#### PWP Package 28-Pin Package Top View



#### **Pin Functions**

PI	N	40	First directoris	EXTERNAL COMPONENTS
NAME	PIN	I/O <sup>(1)</sup>	DESCRIPTION	OR CONNECTIONS
POWER AND	GROUND			
CP1	1	Ю	Charge pump flying capacitor	Connect a 0.01-µF 50-V capacitor between
CP2	2	Ю	Charge pump flying capacitor	CP1 and CP2.
GND	14, 28	_	Device ground	
VCP	3	Ю	High-side gate drive voltage	Connect a 0.1- $\mu$ F 16-V ceramic capacitor and a 1-M $\Omega$ resistor to VM.
VMA	4	_	Bridge A power supply	Connect to motor supply (8.2 V to 45 V). Both
VMB	11	_	Bridge B power supply	pins must be connected to the same supply, bypassed with a 0.1-µF capacitor to GND, and connected to appropriate bulk capacitance.
V3P3OUT	15	0	3.3-V regulator output	Bypass to GND with a 0.47-µF, 6.3-V ceramic capacitor. Can be used to supply VREF.
CONTROL		•	•	•
AENBL	21	I	Bridge A enable	Logic high to enable bridge A
AI0	24	I	Bridge A current set	Sets bridge A current: 00 = 100%,
AI1	25	Į	Bridge A Current Set	01 = 71%, 10 = 38%, 11 = 0
APHASE	20	I	Bridge A phase (direction)	Logic high sets AOUT1 high, AOUT2 low
AVREF	12	I	Bridge A current set reference input	Reference voltage for winding current set. Can be driven individually with an external DAC for microstepping, or tied to a reference (for example, V3P3OUT).
BENBL	22	I	Bridge B enable	Logic high to enable bridge B
BI0	26	I	Bridge B current set	Sets bridge B current: 00 = 100%,
BI1	27	I	bridge B current set	01 = 71%, 10 = 38%, 11 = 0
BPHASE	23	Į	Bridge B phase (direction)	Logic high sets BOUT1 high, BOUT2 low
BVREF	13	I	Bridge B current set reference input	Reference voltage for winding current set. Can be driven individually with an external DAC for microstepping, or tied to a reference (for example, V3P3OUT).
DECAY	19	I	Decay (brake) mode	Low = brake (slow decay), high = coast (fast decay)
nRESET	16	I	Reset input	Active-low reset input initializes internal logic and disables the H-bridge outputs

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output



#### Pin Functions (continued)

PIN		VO <sup>(1)</sup>	DESCRIPTION	EXTERNAL COMPONENTS	
NAME	PIN	1/0	DESCRIPTION	OR CONNECTIONS	
nSLEEP	17	1	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode	
STATUS					
nFAULT	18	OD	Fault	Logic low when in fault condition (overtemp, overcurrent)	
OUTPUT	·	•	•		
AOUT1	5	0	Bridge A output 1	Connect to motor winding A	
AOUT2	7	0	Bridge A output 2	Connect to motor winding A	
BOUT1	10	0	Bridge B output 1	Connect to motor winding B	
BOUT2	8	0	Bridge B output 2	Connect to motor winding B	
ISENA	6	Ю	Bridge A ground / Isense	Connect to current sense resistor for bridge A	
ISENB	9	Ю	Bridge B ground / Isense	Connect to current sense resistor for bridge B	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
VMx	Power supply voltage	-0.3	47	V
VM <sub>x</sub>	Power supply ramp rate	0	1	V/µs
	Digital pin voltage	-0.5	7	V
VREF	Input voltage	-0.3	4	V
	ISENSEx pin voltage (3)	-0.8	0.8	V
	Peak motor drive output current, t < 1 μS	Internally limited		Α
	Continuous motor drive output current <sup>(4)</sup>	0	1.6	Α
	Continuous total power dissipation	See Thermal	Information.	
$T_J$	Operating virtual junction temperature	-40	150	°C
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
T <sub>stg</sub>	Storage temperature	-60	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VAUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(3)</sup> Transients of ±1 V for less than 25 ns are acceptable

<sup>(4)</sup> Power dissipation and thermal limits must be observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{M}$	Motor power supply voltage range <sup>(1)</sup>	8.2	45	V
$V_{REF}$	VREF input voltage <sup>(2)</sup>	1	3.5	V
I <sub>V3P3</sub>	V3P3OUT load current		1	mA

#### 6.4 Thermal Information

		DRV8802	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	°C/W
Ψлт	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	20.9	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

All  $V_{\rm M}$  pins must be connected to the same supply voltage. Operational at VREF between 0 V and 1 V, but accuracy is degraded.




# 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES					
$I_{VM}$	VM operating supply current	$V_M = 24 \text{ V}, f_{PWM} < 50 \text{ kHz}$		5	8	mA
$I_{VMQ}$	VM sleep mode supply current	V <sub>M</sub> = 24 V		10	20	μΑ
V <sub>UVLO</sub>	VM undervoltage lockout voltage	V <sub>M</sub> rising		7.8	8.2	V
V3P3OUT	REGULATOR					
V	V2D2OLIT voltoge	IOUT = 0 to 1 mA, V <sub>M</sub> = 24 V, T <sub>J</sub> = 25°C	3.18	3.3	3.42	V
$V_{3P3}$	V3P3OUT voltage	IOUT = 0 to 1 mA	3.1	3.3	3.5	V
LOGIC-LE	VEL INPUTS					
V <sub>IL</sub>	Input low voltage			0.6	0.7	V
V <sub>IH</sub>	Input high voltage		2		5.25	V
V <sub>HYS</sub>	Input hysteresis			0.45		V
I <sub>IL</sub>	Input low current	VIN = 0	-20		20	μA
I <sub>IH</sub>	Input high current	VIN = 3.3 V			100	μA
nFAULT C	OUTPUT (OPEN-DRAIN OUTPUT)					
V <sub>OL</sub>	Output low voltage	I <sub>O</sub> = 5 mA			0.5	V
I <sub>OH</sub>	Output high leakage current	V <sub>O</sub> = 3.3 V			1	μA
DECAY IN	IPUT				Į.	
V <sub>IL</sub>	Input low threshold voltage	For slow decay mode	0		0.8	V
V <sub>IH</sub>	Input high threshold voltage	For fast decay mode	2			V
I <sub>IN</sub>	Input current				±40	μA
H-BRIDGE	FETS	,			Į.	
_		V <sub>M</sub> = 24 V, I <sub>O</sub> = 1 A, T <sub>J</sub> = 25°C		0.63		
R <sub>DS(ON)</sub>	HS FET on resistance	V <sub>M</sub> = 24 V, I <sub>O</sub> = 1 A, T <sub>J</sub> = 85°C		0.76	0.9	Ω
_		V <sub>M</sub> = 24 V, I <sub>O</sub> = 1 A, T <sub>J</sub> = 25°C		0.65		
$R_{DS(ON)}$	LS FET on resistance	V <sub>M</sub> = 24 V, I <sub>O</sub> = 1 A, T <sub>J</sub> = 85°C		0.78	0.9	Ω
I <sub>OFF</sub>	Off-state leakage current		-20		20	μA
MOTOR D	PRIVER	<del> </del>				· ·
f <sub>PWM</sub>	Internal PWM frequency			50		kHz
t <sub>BLANK</sub>	Current sense blanking time			3.75		μs
t <sub>R</sub>	Rise time	V <sub>M</sub> = 24 V	100		360	ns
t <sub>F</sub>	Fall time	V <sub>M</sub> = 24 V	80		250	ns
t <sub>DEAD</sub>	Dead time			400		ns
t <sub>DEG</sub>	Input deglitch time		1.3		2.9	μs
	TION CIRCUITS					
I <sub>OCP</sub>	Overcurrent protection trip level		1.8		5	Α
t <sub>TSD</sub>	Thermal shutdown temperature	Die temperature	150	160	180	°C
	CONTROL					
I <sub>REF</sub>	xVREF input current	xVREF = 3.3 V	-3		3	μA
IXEI	r	xVREF = 3.3 V, 100% current setting	635	660	685	P. C.
$V_{TRIP}$	xISENSE trip voltage	xVREF = 3.3 V, 71% current setting	445	469	492	mV
INIF	t	xVREF = 3.3 V, 38% current setting	225	251	276	
A <sub>ISENSE</sub>	Current sense amplifier gain	Reference only		5		V/V



# 6.6 Typical Characteristics





# 7 Detailed Description

#### 7.1 Overview


The DRV8802 is an integrated motor driver solution for two brushed DC motors. The device integrates two NMOS H-bridges, current sense, regulation circuitry, and detailed fault detection. The DRV8802 can be powered with a supply voltage from 8.2 V to 45 V and is capable of providing an output current up to 1.6-A full-scale.

A PHASE/ENBL interface allows for simple interfacing to the controller circuit. The winding current control allows the external controller to adjust the regulated current that is provided to the motor. The current regulation is highly configurable, with two decay modes of operation. Fast and slow decay can be selected depending on the application requirements.

A low-power sleep mode is included which allows the system to save power when not driving the motor.



# 7.2 Functional Block Diagram





# 7.3 Feature Description

#### 7.3.1 PWM Motor Drivers

The DRV8802 contains two H-bridge motor drivers with current-control PWM circuitry. Figure 5 shows a block diagram of the motor control circuitry.




Figure 5. Motor Control Circuitry

Note that there are multiple VM pins. All VM pins must be connected together to the motor supply voltage.

#### 7.3.2 Protection Circuits

The DRV8802 is fully protected against undervoltage, overcurrent, and overtemperature events.



## **Feature Description (continued)**

#### 7.3.2.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge are disabled and the nFAULT pin are driven low. The device remains disabled until either nRESET pin is applied, or VM is removed and reapplied.

Overcurrent conditions on both high and low side devices; that is, a short-to-ground, supply, or across the motor winding results in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, and is independent of the  $I_{SENSE}$  resistor value or VREF voltage.

# 7.3.2.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled and the nFAULT pin are driven low. Once the die temperature has fallen to a safe level operation automatically resumes.

## 7.3.2.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device is disabled and internal logic resets. Operation resumes when  $V_M$  rises above the UVLO threshold.

#### 7.4 Device Functional Modes

#### 7.4.1 Bridge Control

The xPHASE input pins control the direction of current flow through each H-bridge, and hence the direction of rotation of a DC motor. The xENBL input pins enable the H-bridge outputs when active high, and can also be used for PWM speed control of the motor. Table 1 shows the logic.

Table 1. H-Bridge Logic

xENBL	xPHASE	xOUT1	xOUT2
0	X	see (1)	see (1)
1	1	Н	L
1	0	L	Н

<sup>(1)</sup> Depends on state of the DECAY pin. See Decay Mode and Braking.

#### 7.4.2 Current Regulation

The current through the motor windings is regulated by a fixed-frequency PWM current regulation, or current chopping. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. Once the current hits the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle.

For stepping motors, current regulation is normally used at all times, and can changing the current can be used to microstep the motor. For DC motors, current regulation is used to limit the start-up and stall current of the motor.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pins, and is scaled by a 2-bit DAC that allows current settings of 100%, 71%, 38% of full-scale, plus zero.

The full-scale (100%) chopping current is calculated in Equation 1.

$$I_{CHOP} = \frac{V_{REFX}}{5 \times R_{ISENSE}}$$
 (1)

#### Example:

If a  $0.5-\Omega$  sense resistor is used and the VREFx pin is 3.3 V, the full-scale (100%) chopping current is 3.3 V /  $(5 \times 0.5 \Omega) = 1.32 \text{ A}$ .



Two input pins per H-bridge (xl1 and xl0) are used to scale the current in each bridge as a percentage of the full-scale current set by the VREF input pin and sense resistance. The function of the pins is shown in Table 2.

**Table 2. H-Bridge Pin Functions** 

xl1	xI0	RELATIVE CURRENT (% FULL-SCALE CHOPPING CURRENT)	
1	1	0% (Bridge disabled)	
1	0	38%	
0	1	71%	
0	0	100%	

Note that when both xI bits are 1, the H-bridge is disabled and no current flows.

#### Example:

If a  $0.5-\Omega$  sense resistor is used and the VREF pin is 3.3 V, the chopping current is 1.32 A at the 100% setting (xI1, xI0 = 00). At the 71% setting (xI1, xI0 = 01) the current is 1.32 A  $\times$  0.71 = 0.937 A, and at the 38% setting (xI1, xI0 = 10) the current is 1.32 A  $\times$  0.38 = 0.502 A. If (xI1, xI0 = 11) the bridge is disabled and no current flows.

#### 7.4.3 Decay Mode and Braking

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 6 as case 1. The current flow direction shown indicates the state when the xENBL pin is high.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in Figure 6 as case 2.

In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 6 as case 3.






Figure 6. Decay Mode

The DRV8802 supports fast decay and slow decay mode. Slow or fast decay mode is selected by the state of the DECAY pin - logic low selects slow decay, and logic high sets fast decay mode. Note that the DECAY pin sets the decay mode for both H-bridges.

DECAY mode also affects the operation of the bridge when it is disabled (by taking the ENBL pin inactive). This applies if the ENABLE input is being used for PWM speed control of the motor, or if it is simply being used to start and stop motor rotation.

If the DECAY pin is high (fast decay), when the bridge is disabled, all FETs are turned off and decay current flows through the body diodes. This allows the motor to coast to a stop.

If the DECAY pin is low (slow decay), both low-side FETs is turned on when ENBL is made inactive. This essentially shorts out the back EMF of the motor, causing the motor to brake, and stop quickly. The low-side FETs stays in the ON state even after the current reaches zero.

#### 7.4.4 Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at  $3.75 \,\mu s$ . Note that the blanking time also sets the minimum on time of the PWM.

#### 7.4.5 nRESET and nSLEEP Operation

The nRESET pin, when driven active low, resets the internal logic. It also disables the H-bridge drivers. All inputs are ignored while nRESET is active.

Driving nSLEEP low puts the device into a low-power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, the V3P3OUT regulator is disabled, and all internal clocks are stopped. In this state all inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before the motor driver becomes fully operational.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The DRV8802 can be used to control two brushed DC motors. The PHASE/ENBL interface controls the outputs and current control can be implemented with the internal current regulation circuitry. Detailed fault reporting is provided with the internal protection circuits and nFAULT pin.

# 8.2 Typical Application




Figure 7. Typical Application Schematic



## Typical Application (continued)

#### 8.2.1 Design Requirements

Table 3 lists the parameters for this design example.

**Table 3. Design Parameters** 

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VM	24 V
Motor winding resistance	$R_L$	3.9 Ω
Motor winding inductance	Ι <sub>L</sub>	2.9 mH
Sense resistor value	R <sub>SENSE</sub>	400 mΩ
Target full-scale current	I <sub>FS</sub>	1.25 A

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Current Regulation

In a stepper motor, the set full-scale current ( $I_{FS}$ ) is the maximum current driven through either winding. This quantity depends on the xVREF analog voltage and the sense resistor value ( $R_{SENSE}$ ). During stepping,  $I_{FS}$  defines the current chopping threshold ( $I_{TRIP}$ ) for the maximum current step. The gain of DRV8802 is set for 5 V/V.

$$I_{FS}(A) = \frac{xVREF(V)}{A_v \times R_{SENSE}(\Omega)} = \frac{xVREF(V)}{5 \times R_{SENSE}(\Omega)}$$
(2)

To achieve  $I_{FS}$  = 1.25 A with  $R_{SENSE}$  of 0.2  $\Omega$ , xVREF must be 1.25 V.

# 8.2.2.2 Decay Modes

The DRV8802 supports two different decay modes: slow decay and fast decay. The current through the motor windings is regulated using a fixed-frequency PWM scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold (ITRIP), the DRV8802 places the winding in one of the two decay modes until the PWM cycle has expired. Afterward, a new drive phase starts. The blanking time, tBLANK, defines the minimum drive time for the current chopping. ITRIP is ignored during tBLANK, so the winding current may overshoot the trip level.

#### 8.2.2.3 Sense Resistor

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- Rated for high enough power
- · Placed closely to the motor driver


The power dissipated by the sense resistor equals  $Irms^2 \times R$ . For example, if the rms motor current is 2-A and a  $100\text{-m}\Omega$  sense resistor is used, the resistor dissipates 2  $A^2 \times 0.1$   $\Omega = 0.4$  W. The power quickly increases with greater current levels.

Resistors typically have a rated power within some ambient temperature range, along with a de-rated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin must be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.



# 8.2.3 Application Curves





# 9 Power Supply Recommendations

The DRV8802 is designed to operate from an input voltage supply (VMx) range between 8.2 V and 45 V. Two 0.1-µF ceramic capacitors rated for VMx must be placed as close as possible to the VMA and VMB pins respectively (one on each pin). In addition to the local decoupling capacitors, additional bulk capacitors is required and must be sized accordingly to the application requirements.

## 9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. It is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- Motor braking method

The inductance between the power supply and motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. You must size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value but system level testing is required to determine the appropriate sized bulk capacitor.




Figure 10. Setup of Motor Drive System With External Power Supply

#### 9.2 Power Supply and Logic Sequencing

There is no specific sequence for powering-up the DRV8802. It is okay for digital input signals to be present before VMx is applied. After VMx is applied to the DRV8802, it begins operation based on the status of the control pins.



# 10 Layout

#### 10.1 Layout Guidelines

The VMA and VMB pins must be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1-µF rated for VMx. This capacitor must be placed as close to the VMA and VMB pins as possible with a thick trace or ground plane connection to the device GND pin.

The VMA and VMB pins must be bypassed to ground using an appropriate bulk capacitor. This component may be an electrolytic and must be located close to the DRV8802.

A low-ESR ceramic capacitor must be placed in between the VMA and VCP pins. TI recommends a value of 0.1- $\mu$ F rated for 16 V. Place this component as close to the pins as possible. Also, place a 1-M $\Omega$  resistor between VCP and VMA.

Bypass V3P3 to ground with a ceramic capacitor rated 6.3 V. Place this bypass capacitor as close to the pin as possible

## 10.2 Layout Example




Figure 11. Typical Layout of DRV8802

#### 10.3 Thermal Considerations

The DRV8802 has thermal shutdown (TSD) as described in *Thermal Shutdown (TSD)*. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

#### 10.3.1 Power Dissipation

Power dissipation in the DRV8802 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation of each H-bridge when running a DC motor can be roughly estimated by Equation 3.



## Thermal Considerations (continued)

$$P = 2 \times R_{DS(ON)} \times (I_{OUT})^{2}$$

where

- P is the power dissipation of one H-bridge
- R<sub>DS(ON)</sub> is the resistance of each FET
- I<sub>OUT</sub> is the RMS output current being applied to each winding
- I<sub>OUT</sub> is equal to the average current drawn by the DC motor.

(3)

Note that at start-up and fault conditions this current is much higher than normal running current; these peak currents and their duration also must be taken into consideration. The factor of 2 comes from the fact that at any instant two FETs are conducting winding current (one high-side and one low-side).

The total device dissipation is the power dissipated in each of the two H-bridges added together.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

#### NOTE

 $R_{DS(ON)}$  increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

#### 10.3.2 Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report, *PowerPAD™ Thermally Enhanced Package* (SLMA002), and TI application brief, *PowerPAD™ Made Easy* (SLMA004), available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.



# 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For more information see the following documents:

- PowerPAD™ Thermally Enhanced Package, SLMA002
- PowerPAD™ Made Easy, SLMA004

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

7-Jun-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8802PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8802	Samples
DRV8802PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8802	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





7-Jun-2017

#### OTHER QUALIFIED VERSIONS OF DRV8802:

Automotive: DRV8802-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Jan-2016

# TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8802PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 1-Jan-2016



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8802PWPR	HTSSOP	PWP	28	2000	367.0	367.0	38.0	

PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-39/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.