











DRV8830 SLVSAB2G -MAY 2010-REVISED DECEMBER 2015

DRV8830 Low-Voltage Motor Driver With Serial Interface

Features

- H-Bridge Voltage-Controlled Motor Driver
 - Drives DC Motor, One Winding of a Stepper Motor, or Other Actuators/Loads
 - Efficient PWM Voltage Control for Constant Motor Speed With Varying Supply Voltages
 - Low MOSFET On-Resistance: $HS + LS 450 m\Omega$
- 1-A Maximum DC/RMS or Peak Drive Current
- 2.75-V to 6.8-V Operating Supply Voltage Range
- 300-nA (Typical) Sleep Mode Current
- Serial I²C-Compatible Interface
- Multiple Address Selections Allow Up to 9 Devices on One I2C Bus
- Current Limit Circuit and Fault Output
- Thermally-Enhanced Surface Mount Packages

2 Applications

- Battery-Powered:
 - Printers
 - Toys
 - Robotics
 - Cameras
 - **Phones**
- Small Actuators, Pumps, and so forth

3 Description

The DRV8830 device provides an integrated motor driver solution for battery-powered toys, printers, and other low-voltage or battery-powered motion control applications. The device has one H-bridge driver, and can drive one DC motor or one winding of a stepper motor, as well as other loads like solenoids. The output driver block consists of N-channel and Pchannel power MOSFETs configured as an H-bridge to drive the motor winding.

Provided with sufficient PCB heatsinking, DRV8830 can supply up to 1-A of DC/RMS or peak output current. It operates on power supply voltages from 2.75 V to 6.8 V.

To maintain constant motor speed over varying battery voltages while maintaining long battery life, a PWM voltage regulation method is provided. The output voltage is programmed through an I²Ccompatible interface, using an internal voltage reference and DAC.

Internal protection functions are provided for over short-circuit protection, current protection, undervoltage lockout, and overtemperature protection.

The DRV8830 is available in a tiny 3-mm x 3-mm 10pin VSON package and HVSSOP package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DDV/0020	HVSSOP (10)	2 00 2 00
DRV8830	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		7.6 Register Maps	13
2	Applications 1	8	Application and Implementation	15
3	Description 1		8.1 Application Information	1
4	Revision History2		8.2 Typical Application	15
5			Power Supply Recommendations	19
6	Specifications 3		9.1 Power Supervisor	19
•	6.1 Absolute Maximum Ratings		9.2 Bulk Capacitance	19
	6.2 ESD Ratings	10	Layout	<mark>2</mark> 0
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	20
	6.4 Thermal Information		10.2 Layout Example	20
	6.5 Electrical Characteristics		10.3 Thermal Considerations	20
	6.6 I ² C Timing Requirements	11	Device and Documentation Support	2°
	6.7 Typical Characteristics		11.1 Documentation Support	2 ⁻
7	Detailed Description 8		11.2 Community Resources	2
•	7.1 Overview		11.3 Trademarks	2 [,]
	7.2 Functional Block Diagram		11.4 Electrostatic Discharge Caution	2
	7.3 Feature Description		11.5 Glossary	2
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable	
	7.5 Programming		Information	2

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision F (February 2012) to Revision G

Page



5 Pin Configuration and Functions

DGQ or DRC Package 10-Pin HVSSOP or VSON Top View



The HVSSOP package has a PowerPAD.

Pin Functions

P	PIN		PIN		DESCRIPTION	EXTERNAL COMPONENTS
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION	OR CONNECTIONS		
A0	7	I	Address set 0	Connect to GND, VCC, or open to set I ² C		
A1	8	I	Address set 1	base address. See serial interface description.		
FAULTn	6	OD	Fault output	Open-drain output driven low if fault condition present		
GND	5	_	Device ground			
ISENSE	2	Ю	Current sense resistor	Connect current sense resistor to GND. Resistor value sets current limit level.		
OUT1	3	0	Bridge output 1	Connect to motor winding		
OUT2	1	0	Bridge output 2	Connect to motor winding		
SCL	10	I	Serial clock	Clock line of I ² C serial bus		
SDA	9	Ю	Serial data	Data line of I ² C serial bus		
vcc	4	_	Device and motor supply	Bypass to GND with a 0.1-µF (minimum) ceramic capacitor.		

⁽¹⁾ Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
VCC	Power supply voltage	-0.3	7	V
	Input pin voltage	-0.5	7	٧
	Peak motor drive output current ⁽³⁾	Internally limited		Α
	Continuous motor drive output current ⁽³⁾	-1	1	Α
	Continuous total power dissipation	See Therma	Information	
T_{J}	Operating virtual junction temperature	-40	150	ο̂
T _{stg}	Storage temperature	-60	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Power dissipation and thermal limits must be observed.



6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/	
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Motor power supply voltage	2.75	6.8	V
I _{OUT}	Continuous or peak H-bridge output current (1)	0	1	Α

⁽¹⁾ Power dissipation and thermal limits must be observed.

6.4 Thermal Information

		DRV8		
	THERMAL METRIC ⁽¹⁾	DGQ (HVSSOP)	DRC (VSON)	UNIT
			10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	69.3	50.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.5	78.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.6	18.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	23.2	17.9	°C/W
$R_{\theta JB}$	Junction-to-case (bottom) thermal resistance	9.5	5.1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

 V_{CC} = 2.75 V to 6.8 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES					
I _{VCC}	VCC operating supply current	V _{CC} = 5 V		1.4	2	mA
I _{VCCQ}	VCC sleep mode supply current	V _{CC} = 5 V, T _A = 25°C		0.3	1	μA
	VCC undervoltage lockout	V _{CC} rising		2.575	2.75	
V_{UVLO}	voltage	V _{CC} falling		2.47		V
LOGIC-LE	EVEL INPUTS					
V _{IL}	Input low voltage		0.25 × VCC	0.38 × VCC		V
V _{IH}	Input high voltage			0.46 × VCC	0.5 × VCC	V
V _{HYS}	Input hysteresis			0.08 × VCC		V
I _{IL}	Input low current	V _{IN} = 0	-10		10	μΑ
I _{IH}	Input high current	V _{IN} = 3.3 V			50	μΑ
LOGIC-LE	EVEL OUTPUTS (FAULTn)	•			·	
V_{OL}	Output low voltage	$I_{OL} = 4 \text{ mA}, V_{CC} = 5 \text{ V}$		0.5		V
H-BRIDGI	E FETS					
D	HS FET on resistance	$V_{CC} = 5 \text{ V}, I_{O} = 0.8 \text{ A}, T_{J} = 85^{\circ}\text{C}$		290	400	mΩ
R _{DS(ON)}	HS FET ON resistance	$V_{CC} = 5 \text{ V}, I_{O} = 0.8 \text{ A}, T_{J} = 25^{\circ}\text{C}$		250		11177
D	LS FET on resistance	$V_{CC} = 5 \text{ V}, I_{O} = 0.8 \text{ A}, T_{J} = 85^{\circ}\text{C}$		230	320	mΩ
R _{DS(ON)}	L3 FET Off resistance	$V_{CC} = 5 \text{ V}, I_{O} = 0.8 \text{ A}, T_{J} = 25^{\circ}\text{C}$		200		11122
I _{OFF}	Off-state leakage current		-20		20	μΑ
MOTOR D	PRIVER					
t _R	Rise time	$V_{CC} = 3 \text{ V, load} = 4 \Omega$	50		300	ns
t_{F}	Fall time	$V_{CC} = 3 \text{ V, load} = 4 \Omega$	50		300	ns
f_{SW}	Internal PWM frequency			44.5		kHz
PROTECT	TION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		1.3		3	Α
t _{OCP}	OCP deglitch time			2		μs
T_{TSD}	Thermal shutdown temperature	Die temperature ⁽¹⁾	150	160	180	°C
VOLTAGE	CONTROL					
V_{REF}	Reference output voltage		1.235	1.285	1.335	V
ΔV_{LINE}	Line regulation	$V_{CC} = 3.3 \text{ V to 6 V, } V_{OUT} = 3 \text{ V,}^{(1)}$ $I_{OUT} = 500 \text{ mA}$		±1%		
ΔV_{LOAD}	Load regulation	$V_{CC} = 5 \text{ V}, V_{OUT} = 3 \text{ V},$ $I_{OUT} = 200 \text{ mA to } 800 \text{ mA}^{(1)}$		±1%		
CURRENT	T LIMIT					
V _{ILIM}	Current limit sense voltage		160	200	240	mV
t _{ILIM}	Current limit fault deglitch time			275		ms
R _{ISEN}	Current limit sense resistance (external resistor value)		0		1	Ω

⁽¹⁾ Not production tested.



6.6 I²C Timing Requirements⁽¹⁾

 V_{CC} = 2.75 V to 6.8 V, T_A = -40°C to 85°C (unless otherwise noted)

		STANI	OARD MOI	DE	FAST MODE			LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
f _{scl}	I ² C clock frequency	0		100	0		400	kHz
t _{sch}	I ² C clock high time	4			0.6			μs
t _{scl}	I ² C clock low time	4.7			1.3			μs
t _{sp}	I ² C spike time	0		50	0		50	ns
t _{sds}	I ² C serial data setup time	250			100			ns
t _{sdh}	I ² C serial data hold time	0			0			ns
t _{icr}	I ² C input rise time			1000	20+0.1Cb ⁽²⁾		300	ns
t _{icf}	I ² C input fall time			300	20+0.1Cb ⁽²⁾		300	ns
t _{ocf}	I ² C output fall time			300	20+0.1Cb ⁽²⁾		300	ns
t _{buf}	I ² C bus free time	4.7			1.3			μs
t _{sts}	I ² C Start setup time	4.7			0.6			μs
t _{sth}	I ² C Start hold time	4			0.6			μs
t _{sps}	I ² C Stop setup time	4			0.6			μs
t _{vd} (data)	Valid data time (SCL low to SDA valid)			1			1	μs
t _{vd} (ack)	Valid data time of ACK (ACK signal from SCL low to SDA low)			1			1	μs

- (1) Not production tested.
- (2) C_b = total capacitance of one bus line in pF




Figure 1. I²C Timing Requirements





Figure 2. I²C Timing Requirements



6.7 Typical Characteristics



Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback




7 Detailed Description

7.1 Overview

The DRV8830 is an integrated motor driver solution used for brushed motor control. The device integrates one H-bridge, current regulation circuitry, and a PWM voltage regulation method.

Using the PWM voltage regulation allows the motor to maintain the desired speed as VCC changes. Battery operation is an example of using this feature. When the battery is new or fully charged VCC will be higher than when the battery is old or partially discharged. The speed of the motor will vary based on the voltage of the battery. By setting the desired voltage across the motor at a lower voltage, a fully charged battery will use less power and spin the motor at the same speed as a battery that has been partially discharged.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Voltage Regulation

The DRV8830 provides the ability to regulate the voltage applied to the motor winding. This feature allows constant motor speed to be maintained even when operating from a varying supply voltage such as a discharging battery.

The DRV8830 uses a pulse-width modulation (PWM) technique instead of a linear circuit to minimize current consumption and maximize battery life.

The circuit monitors the voltage difference between the output pins and integrates it, to get an average DC voltage value. This voltage is divided by 4 and compared to the output voltage of the VSET DAC, which is set through the serial interface. If the averaged output voltage (divided by 4) is lower than VSET, the duty cycle of the PWM output is increased; if the averaged output voltage (divided by 4) is higher than VSET, the duty cycle is decreased.

During PWM regulation, the H-bridge is enabled to drive current through the motor winding during the PWM on time. This is shown in Figure 8 as case 1. The current flow direction shown indicates the state when IN1 is high and IN2 is low.



Feature Description (continued)

Note that if the programmed output voltage is greater than the supply voltage, the device will operate at 100% duty cycle and the voltage regulation feature will be disabled. In this mode the device behaves as a conventional H-bridge driver.

During the PWM off time, winding current is recirculated by enabling both of the high-side FETs in the bridge. This is shown in Figure 8.




Figure 8. Voltage Regulation

7.3.2 Voltage Setting (VSET DAC)

The DRV8830 includes an internal reference voltage that is connected to a DAC. This DAC generates a voltage which is used to set the PWM regulated output voltage as described in *Voltage Regulation*.

The DAC is controlled by the VSET bits from the serial interface. The commanded output voltage is shown in Table 1.

VSET[5..0] **OUTPUT VOLTAGE** VSET[5..0] **OUTPUT VOLTAGE** 0x00h Reserved 0x20h 2.57 0x01h Reserved 0x21h 2.65 0x02h Reserved 0x22h 2.73 0x03h Reserved 0x23h 2.81 0x04h Reserved 0x24h 2.89 0x05h Reserved 0x25h 2.97 0x06h 0.48 0x26h 3.05 0x07h 0.56 0x27h 3.13 0x08h 0.64 0x28h 3.21 0.72 0x09h 0x29h 3.29

0x2Ah

0x2Bh

0x2Ch

0x2Dh

0x2Eh

0x2Fh

0.80

0.88

0.96

1.04

1.12

1.20

Table 1. Commanded Output Voltage

Submit Documentation Feedback

3.37

3.45

3.53

3.61

3.69

3.77

0x0Ah

0x0Bh

0x0Ch

0x0Dh

0x0Eh

0x0Fh

TEXAS INSTRUMENTS

Feature Description (continued)

Table 1. Commanded Output Voltage (continued)

rance in communication carpair remagn (communicat)							
VSET[50]	OUTPUT VOLTAGE	VSET[50]	OUTPUT VOLTAGE				
0x10h	1.29	0x30h	3.86				
0x11h	1.37	0x31h	3.94				
0x12h	1.45	0x32h	4.02				
0x13h	1.53	0x33h	4.1				
0x14h	1.61	0x34h	4.18				
0x15h	1.69	0x35h	4.26				
0x16h	1.77	0x36h	4.34				
0x17h	1.85	0x37h	4.42				
0x18h	1.93	0x38h	4.5				
0x19h	2.01	0x39h	4.58				
0x1Ah	2.09	0x3Ah	4.66				
0x1Bh	2.17	0x3Bh	4.74				
0x1Ch	2.25	0x3Ch	4.82				
0x1Dh	2.33	0x3Dh	4.9				
0x1Eh	2.41	0x3Eh	4.98				
0x1Fh	2.49	0x3Fh	5.06				

The voltage can be calculated as 4 x VREF x (VSET +1) / 64, where VREF is the internal 1.285-V reference.

7.3.3 Current Limit

A current limit circuit is provided to protect the system in the event of an overcurrent condition, such as what would be encountered if driving a DC motor at start-up or with an abnormal mechanical load (stall condition).

The motor current is sensed by monitoring the voltage across an external sense resistor. When the voltage exceeds a reference voltage of 200 mV for more than approximately 3 μ s, the PWM duty cycle is reduced to limit the current through the motor to this value. This current limit allows for starting the motor while controlling the current.

If the current limit condition persists for some time, it is likely that a fault condition has been encountered, such as the motor being run into a stop or a stalled condition. An overcurrent event must persist for approximately 275 ms before the fault is registered. After approximately 275 ms, a fault signaled to the host by driving the FAULTn signal low and setting the FAULT and ILIMIT bits in the serial interface register. Operation of the motor driver will continue.

The current limit fault condition is cleared by setting both IN1 and IN2 to zero to disable the motor current, by putting the device into the shutdown state (IN1 and IN2 both set to 1), by setting the CLEAR bit in the fault register, or by removing and re-applying power to the device.

The resistor used to set the current limit must be less than 1 Ω . Its value may be calculated as follows:

$$R_{ISENSE} = \frac{200 \ mV}{I_{LIMIT}}$$

where

- R_{ISENSE} is the current sense resistor value.
- I_{LIMIT} is the desired current limit (in mA).

If the current limit feature is not needed, the ISENSE pin may be directly connected to ground.

7.3.4 Protection Circuits

The DRV8830 is fully protected against undervoltage, overcurrent and overtemperature events. A FAULTn pin is available to signal a fault condition to the system, as well as a FAULT register in the serial interface that allows determination of the fault source.

Product Folder Links: DRV8830

(1)



7.3.4.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled, the FAULTn signal will be driven low, and the FAULT and OCP bits in the FAULT register will be set. The device will remain disabled until the CLEAR bit in the FAULT register is written to 1, or VCC is removed and re-applied.

Overcurrent conditions are sensed independently on both high and low side devices. A short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that OCP is independent of the current limit function, which is typically set to engage at a lower current level; the OCP function is intended to prevent damage to the device under abnormal (for example, short circuit) conditions.

7.3.4.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled, the FAULTn signal will be driven low, and the FAULT and OTS bits in the serial interface register will be set. Once the die temperature has fallen to a safe level operation will automatically resume.

7.3.4.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pins falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge will be disabled, the FAULTn signal will be driven low, and the FAULT and UVLO bits in the FAULT register will be set. Operation will resume when VCC rises above the UVLO threshold.

FAULT CONDITION **ERROR REPORT H-BRIDGE INTERNAL CIRCUITS RECOVERY** VCC undervoltage $VCC < V_{UVLO}$ **FAULTn** Disabled Disabled $VCC > V_{UVLO}$ (UVLO) Overcurret (OCP) Disabled Power cycle VCC FAULT n Operating $I_{OUT} > I_{OCP}$ Thermal shutdown **FAULTn** Disabled Operating $T_J > T_{TSD}$ $T_J > T_{TSD} - T_{HYS}$ (TSD)

Table 2. Device Protection

7.4 Device Functional Modes

The DRV8830 is active when either IN1 or IN2 are set to a logic high. Sleep mode is entered when both IN1 and IN2 are set to a logic low. When in sleep mode, the H-bridge FETs are disabled (Hi-Z).

FAULT CONDITION H-BRIDGE INTERNAL CIRCUITS Operating IN1 or IN2 high Operating Operating IN1 or IN2 low Sleep mode Disabled Diabled Fault encountered Any fault condition met Disabled See Table 2

Table 3. Modes of Operation

7.4.1 Bridge Control

The IN1 and IN2 control bits in the serial interface register enable the H-bridge outputs. Table 4 shows the logic:

Table 4. H-Bridge Logic

IN1	IN2	OUT1	OUT2	FUNCTION
0	0	Z	Z	Standby / coast
0	1	L	Н	Reverse
1	0	Н	L	Forward
1	1	Н	Н	Brake



When both bits are zero, the output drivers are disabled and the device is placed into a low-power shutdown state. The current limit fault condition (if present) is also cleared.

At initial power up, the device will enter the low-power shutdown state. Note that when transitioning from either brake or standby mode to forward or reverse, the voltage control PWM starts at zero duty cycle. The duty cycle slowly ramps up to the commanded voltage. This can take up to 12 ms to go from standby to 100% duty cycle.

7.5 Programming

7.5.1 I²C-Compatible Serial Interface

The I^2C interface allows control and monitoring of the DRV8830 by a microcontroller. I^2C is a two-wire serial interface developed by Philips Semiconductor (see I^2C – Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with off-chip pull-up resistors. When the bus is idle, both SDA and SCL lines are pulled high.

A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer.

A slave device receives and/or transmits data on the bus under control of the master device. This device operates only as a slave device.

I²C communication is initiated by a master sending a start condition, a high-to-low transition on the SDA I/O while SCL is held high. After the start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W). After receiving a valid address byte, this device responds with an acknowledge, a low on the SDA I/O during the high of the acknowledge-related clock pulse.

The lower three bits of the device address are input from pins A0 - A1, which can be tied to VCC (logic high), GND (logic low), or left open. These three address bits are latched into the device at power up, so cannot be changed dynamically.

The upper address bits of the device address are fixed at 0xC0h, so the device address is as follows:

A3..A0 BITS A1 PIN A0 PIN ADDRESS (WRITE) **ADDRESS (READ)** (as below) 0 0 0000 0xC0h 0xC1h 0 0001 0xC3h open 0xC2h 0 1 0010 0xC4h 0xC5h 0011 0xC7h open 0 0xC6h open open 0100 0xC8h 0xC9h 0101 0xCAh 0xCBh open 1 0110 0xCDh 1 0 0xCCh open 0xCFh 1 0111 0xCEh 0xD1h 1 1 1000 0xD0h

Table 5. Device Addresses

The DRV8830 does not respond to the general call address.

A data byte follows the address acknowledge. If the R/W bit is low, the data is written from the master. If the R/W bit is high, the data from this device are the values read from the register previously selected by a write to the subaddress register. The data byte is followed by an acknowledge sent from this device. Data is output only if complete bytes are received and acknowledged. A stop condition, which is a low-to-high transition on the SDA I/O while the SCL input is high, is sent by the master to terminate the transfer.

A master bus device must wait at least 60 µs after power is applied to VCC to generate a START condition.

I²C transactions are shown in the timing diagrams Figure 9 and Figure 10:






Figure 9. I²C Read Mode




Figure 10. I²C Write Mode

7.6 Register Maps

7.6.1 I²C Register Map

Table 6. I²C Register Map

REGISTER	SUB ADDRESS (HEX)	REGISTER NAME	DEFAULT VALUE	DESCRIPTION
0	0x00	CONTROL	0x00h	Sets state of outputs and output voltage
1	0x01	FAULT	0x00h	Allows reading and clearing of fault conditions

7.6.1.1 REGISTER 0 - CONTROL

The CONTROL register is used to set the state of the outputs as well as the DAC setting for the output voltage. The register is defined as follows:

Table 7. Register 0 – Control

D7 - D2	D1	D0
VSET[50]	IN2	IN1

VSET[5..0]: Sets DAC output voltage. Refer to Voltage Setting above.

IN2: Along with IN1, sets state of outputs. Refer to Bridge Control above.

IN1: Along with IN2, sets state of outputs. Refer to Bridge Control above.

7.6.1.2 REGISTER 1 - FAULT

The FAULT register is used to read the source of a fault condition, and to clear the status bits that indicated the fault. The register is defined as follows:

Table 8. Register 1 - Fault

D7	D6 - D5	D4	D3	D2	D1	D0
CLEAR	Unused	ILIMIT	OTS	UVLO	OCP	FAULT



CLEAR: When written to 1, clears the fault status bits

ILIMIT: If set, indicates the fault was caused by an extended current limit event

OTS: If set, indicates that the fault was caused by an overtemperature (OTS) condition

UVLO: If set, indicates the fault was caused by an undervoltage lockout OCP: If set, indicates the fault was caused by an overcurrent (OCP) event

FAULT: Set if any fault condition exists



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8830 is used in brushed DC applications to provide a constant motor speed over varying voltages. The following design procedure can be used to configure the DRV8830 for a system with a VCC variance of 4 to 6 V.

8.2 Typical Application

Figure 11 is a common application of the DRV8830.




Figure 11. Motor Control Circuitry



Typical Application (continued)

8.2.1 Design Requirements

Table 9 lists the design parameters of the DRV8830.

Table 9. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor voltage	V _{CC}	5 V
Motor RMS current	I _{RMS}	0.3 A
Motor start-up	I _{START}	1.3 A
Motor current trip point	I _{LIMIT}	0.9 A

8.2.2 Detailed Design Procedure

8.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

For the DRV8830, TI recommends to set a motor voltage at the lowest system VCC. This will maintain a constant RPM across varying VCC conditions.

For example if the VCC voltage can vary from 4.5V to 5.5V, setting the VSET voltage to 1.125 V will compensate for power supply variation. The DRV8830 will set the motor voltage at 4.5 V, even if VCC is 5.5 V.

8.2.2.2 Motor Current Trip Point

When the voltage on pin ISENSE exceeds VILIM (0.2 V), overcurrent is detected. The RSENSE resistor should be sized to set the desired ILIMIT level.

$$R_{ISENSE} = 0.2 \text{ V} / I_{LIMIT}$$
 (2)

To set I_{ILIMIT} to 0.5 A, $R_{ISENSE} = 0.2 \text{ V} / 0.9 \text{ A} = 0.22 \Omega$.

To prevent false trips, I_{LIMIT} must be higher than regular operating current. Motor current during start-up is typically much higher than steady-state spinning, because the initial load torque is higher, and the absence of back-EMF causes a higher voltage and extra current across the motor windings.

It can be beneficial to limit start-up current by using series inductors on the DRV8830 output, as that allows I_{LIMIT} to be lower, and it may decrease the system's required bulk capacitance. Start-up current can also be limited by ramping the forward drive duty cycle.

8.2.2.3 Sense Resistor Selection

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- Rated for high enough power
- Placed closely to the motor driver

The power dissipated by the sense resistor equals IRMS² \times R. For example, if peak motor current is 1 A, RMS motor current is 0.7 A, and a 0.4- Ω sense resistor is used, the resistor will dissipate 0.7 A² \times 0.4 Ω = 0.2 W. The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a de-rated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.



Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.

8.2.2.4 Low Power Operation

Under normal operation, using sleep mode to minimize supply current should be sufficient.


If desired, power can be removed to the DRV8830 to further decrease supply current. TI recommends to remove power to the FAULTn pullup resistor when removing power to the DRV8830. Removing power from the FAULTn pullup resistor will eliminate a current path from the FAULTn pin through an ESD protection diode to VCC. TI recommends to set both IN1 and IN2 as a logic low when power is removed.

An undervoltage event may cause the address to be re-evaluated. If this occurs, the I²C interface may stop working until power is cycled.

8.2.3 Application Curves


The following scope captures show how the output duty cycle changes to as VCC increases. This allows the motor to spin at a constant speed as VCC changes. At VCC = 3.9 V, the output duty cycle is 100% on. As the VCC voltage increases to greater than 4 V, the output duty cycle begins to decrease. The output duty cycle is shown at VCC = 4.5 V, VCC = 5 V and VCC = 5.5 V.

- Channel 1 OUT1: IN1 Logic Low
- Channel 2 OUT2: IN2 Logic High
- Channel 4 Motor current: VSET 1 V
- Motor used: NMB Technologies Corporation, PPN7PA12C1



Submit Documentation Feedback







9 Power Supply Recommendations

9.1 Power Supervisor

The DRV8830 is capable of entering a low-power sleep mode by bringing both of the INx control inputs logic low. The outputs will be disabled Hi-Z.

To exit the sleep mode, bring either or both of the INx inputs logic high. This will enable the H-bridges. When exiting the sleep mode, the FAULTn pin will pulse low.

9.2 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system.
- The power supply's capacitance and ability to source current.
- The amount of parasitic inductance between the power supply and motor system.
- The acceptable voltage ripple.
- The type of motor used (Brushed DC, Brushless DC, Stepper).
- · The motor braking method.

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 17. Example Setup of Motor Drive System with External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines

The VCC pin should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1- μ F rated for VCC. This capacitor should be placed as close to the VCC pin as possible with a thick trace or ground plane connection to the device GND pin.

The VCC pin must be bypassed to ground using an appropriate bulk capacitor. This component may be an electrolytic and should be located close to the DRV8830.

10.2 Layout Example




Figure 18. Layout Recommendation

10.3 Thermal Considerations

The DRV8830 has thermal shutdown (TSD) as described in *Thermal Shutdown (TSD)*. If the die temperature exceeds approximately 160°C, the device will be disabled until the temperature drops to a safe level. Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.1 Power Dissipation

Power dissipation in the DRV8830 is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by Equation 3.

$$P_{TOT} = 2 \cdot R_{DS(ON)} \cdot (I_{OUT(RMS)})^2$$

where P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting. The factor of 2 comes from the fact that at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- PowerPAD™ Thermally Enhanced Package, SLMA002
- PowerPADTM Made Easy, SLMA004

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8830DGQ	ACTIVE	MSOP- PowerPAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	8830	Samples
DRV8830DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	8830	Samples
DRV8830DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8830	Samples
DRV8830DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8830	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Oct-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jan-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8830DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 17-Jan-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8830DGQR	MSOP-PowerPAD	DGQ	10	2500	367.0	367.0	35.0	

DGQ (S-PDSO-G10)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.



DGQ (S-PDSO-G10)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206324-6/H 12/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.