











ISO15, ISO35, ISO15M, ISO35M

SLOS580G -MAY 2008-REVISED MARCH 2015

ISOx5 Isolated 3.3-V Half- and Full-Duplex RS-485 Transceivers

Features

- Meets or Exceeds TIA/EIA RS-485 Requirements
- 1/8 Unit Load Up to 256 Nodes on a Bus
- Signaling Rates up to 1 Mbps
- Thermal Shutdown Protection
- Low Bus Capacitance 16 pF (Typical)
- 50 kV/µs Typical Transient Immunity
- Fail-safe Receiver for Bus Open, Short, Idle
- 3.3-V Inputs are 5-V Tolerant
- Safety and Regulatory Approvals
 - 4000-V_{PK} V_{IOTM}, 560-V_{PK} V_{IORM} per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1
 - 2500 V_{RMS} Isolation Rating per UL 1577
 - 2500 V_{RMS} Isolation Rating per CSA CA5A and IEC 60950-1

2 Applications

- Security Systems
- **Chemical Production**
- **Factory Automation**
- Motor and Motion Control
- **HVAC** and Building Automation Networks
- **Networked Security Stations**

3 Description

The ISO15 is an isolated half-duplex differential line transceiver while the ISO35 is an isolated full-duplex differential line driver and receiver for TIA/EIA 485/422 applications. The ISO15M and ISO35M have extended ambient temperature ratings of -55°C to 125°C while the ISO15 and ISO35 are specified over –40°C to 85°C.

These devices are ideal for long transmission lines because the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical barrier of the device is tested to provide isolatlion of 4000 V_{PK} per VDE and 2500 V_{RMS} per UL and CSA between the bus-line transceiver and the logic-level interface.


Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or nearby sensitive circuitry if they are of sufficient magnitude and duration. These isolated devices can significantly increase protection and reduce the risk of damage to expensive control circuits.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
ISO15	SOIC (46)	10.20 mm 7.50 mm			
ISO35	SOIC (16)	10.30 mm × 7.50 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematics



ISO35x



1	Га	h	۵۱	∩ f	C	٦n	tο	nte
ı	ıa	v	16	v		_	LC	11.5

1	Features	1 9	Detailed Description	13
2	Applications	1	9.1 Overview	
3	Description		9.2 Functional Block Diagrams	
4	Simplified Schematics		9.3 Feature Description	
_			9.4 Device Functional Modes	15
5	Revision History	40		
6	Pin Configuration and Functions		10.1 Application Information	
7	Specifications		10.2 Typical Application	
	7.1 Absolute Maximum Ratings	11		
	7.2 ESD Ratings	5		
	7.3 Recommended Operating Conditions	5	12.1 Layout Guidelines	
	7.4 Thermal Information		12.2 Layout Example	
	7.5 Dissipation Ratings		Device and Documentation Support	
	7.6 Supply Current		13.1 Documentation Support	
	7.7 Driver Electrical Characteristics		13.2 Related Links	
	7.8 Receiver Electrical Characteristics		13.3 Trademarks	
	7.9 Driver Switching Characteristics		13.4 Electrostatic Discharge Caution	
	7.10 Receiver Switching Characteristics		13.5 Glossary	
_	7.11 Typical Characteristics			22
8	Parameter Measurement Information	9 14	Mechanical, Packaging, and Orderable Information	22
	Revision History E: Page numbers for previous revisions may differ from	m page numl	pers in the current version.	
han	ges from Revision F (January 2012) to Revision G	i		Page
Μ	dded Pin Configuration and Functions section, ESD Foodes, Application and Implementation section, Power and Documentation Support section, and Mechanical.	Supply Rec	ommendations section, Layout section, Device	1

Changes from Revision E (April 2010) to Revision F

Page

Changed the FEATURES From: $4000\text{-V}_{\text{peak}}$ $560\text{-V}_{\text{peak}}$ V_{IORM} per IEC....Rev 2) To: $4000\text{-V}_{\text{PK}}$ V_{IOTM} , 560-V_{PK} V_{IORM} , Changed Description From: The symmetrical isolation......interface. To; The symmetrical isolation barrier of the

Changes from Revision D (March 2009) to Revision E

Page

- Changed Description - From: The ISO15 and ISO35 are qualified for use from -40°C to 85°C. To: The ISO15M and ISO35M have extended ambient temperature ratings of -55°C to 125°C while the ISO15 and ISO35 are specified Added ISO15M and ISO35M to the Operating junction temperature in the RECOMMENDED OPERATING Changed the DRIVER ELECTRICAL table, I_{OZ} High-impedance state output current - Test Condition V_Y or $V_Z = 12$
- Changed the DRIVER ELECTRICAL table, I_{OZ} High-impedance state output current - Test Condition V_Y or $V_Z = -7$

Submit Documentation Feedback

Copyright © 2008-2015, Texas Instruments Incorporated



www.ti.com


	V values From: TYP = -, MAX = 90 To: TYP = -10, MAX =	6
•	Added I _A or I _B limits for the ISO15M ans ISO35M devices	7
•	Added t _r , t _f limits for the ISO15M ans ISO35M devices	7
•	Added pulse skew limits for the ISO15M ans ISO35M devices	7
•	Added t _r , t _f for the ISO15M ans ISO35M devices	7
•	Added the Driver output pins Note for Figure 3 through Figure 6	9
•	Changed the Driver output pins Note for Figure 7 through Figure 8	
Ch	nanges from Revision C (December 2008) to Revision D	Page
•	Changed Propagation delay values From: µs To: ns in the DRIVER SWITCHING table	7
Ch	nanges from Revision B (July 2008) to Revision C	Page
•	Added added IECApproved	1
•	Added added CSA information column back in table	7
Ch	nanges from Revision A (June 2008) to Revision B	Page
•	Changed From: 4000-Vpeak Isolation To: 4000-Vpeak Isolation, 560-Vpeak VIORM UL 1577, IEC 60747-5-0884, Rev 2)	
•	Changed Figure 15, Full-Duplex Common-Mode Transient Immunity Test Circuit	12
Ch	nanges from Original (May 2008) to Revision A	Page
•	Changed L(101) Minimum air gap (Clearance) From 7.7mm To 8.34mm.	7
•	Changed From 40014131 To 40016131	7
•	Deleted CSA information from the Regulatory Information Table.	7

Submit Documentation Feedback




6 Pin Configuration and Functions





ISO15x DW Package 16-Pin SOIC Top View



Pin Functions

	PIN			
NAME	ISO15x NO.	ISO35x NO.	I/O	DESCRIPTION
V _{CC1}	1	1	_	Logic side power supply
GND1	2,7,8	2,7,8	_	Logic side ground; internally connected
R	3	3	0	Receiver output
RE	4	4	I	Receiver logic-low enable
DE	5	5	I	Driver logic-high enable input
D	6	6	I	Driver input
GND2	9,10,15	9,10,15	_	Bus side ground; internally connected
NC	11,14	-	_	Not connected internally; may be left floating
Α	12 14	I/O	ISO15x: Noninverting bus input / output	
A	12	14	I	ISO35x: Noninverting bus input
В	13	13	I/O	ISO15x: Inverting bus input / output
Ь	13	13	I	ISO35x: Inverting bus input
Υ	_	11	0	Noninverting bus output
Z	_	12	0	Inverting bus output
V _{CC2}	16	16	_	Bus side power supply



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MAX	MAX	UNIT
V_{CC}	Input supply voltage. (2) V _{CC1} , V _{CC2}	-0.3	6	٧
Vo	Voltage at any bus I/O terminal	-9	14	V
V_{IT}	Voltage input, transient pulse, A, B, Y, and Z (through 100Ω , see Figure 13)	-50	50	V
V_{I}	Voltage input at any D, DE or RE terminal	-0.5	7	V
Io	Receiver output current	-10	10	mA
T_{J}	Maximum junction temperature		170	ů
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V/(EQD)	Electrostatic discharge		Bus pins and GND1	±6000	
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-	Bus pins and GND2	±16000	
			All pins	±4000	V
	distriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾			
		Machine model ANSI/ESDS5.2-1996		±200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply Voltage, V _{CC1} , V _{CC2}		3.15	3.3	3.6	V
V_{OC}	Voltage at either bus I/O terminal	A, B	-7		12	V
V_{IH}	High-level input voltage	D, DE, RE	2		V_{CC}	V
V_{IL}	Low-level input voltage	D, DE, RE	0		8.0	V
V_{ID}	Differential input voltage	A with respect to B	-12		12	V
R_{L}	Differential input resistance	,	54	60		Ω
	Output current	Driver	-60		60	A
IO		Receiver	-8		8	mA
1/t _{UI}	Signaling rate	ISO15x and ISO35x			1	Mbps
_	Ambient temperature	ISO15 and ISO35	-40	25	85	°C
T _A	Ambient temperature	ISO15M and ISO35M	-55	25	125	
т	Operating impation temperature	ISO15 and ISO35	-40		150	°C
TJ	Operating junction temperature	ISO15M and ISO35M	-55		150	

⁽²⁾ All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾						
	ITILINIAL WEIRIC						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	High-K board	79.6				
		Low-K board	168				
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		39.7				
$R_{\theta JB}$	Junction-to-board thermal resistance		44.6	°C/W			
ΨЈТ	Junction-to-top characterization parameter	11.8					
Ψ_{JB}	ψ _{JB} Junction-to-board characterization parameter						
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		n/a				

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Dissipation Ratings

			VALUE	UNIT
P	Device Power Dissipation	$V_{CC1} = V_{CC2} = 3.6 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 0.5 MHz 50% duty cycle square wave	220	mW

7.6 Supply Current

over recommended operating condition (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC1}	Logic-side supply current	ISO35x and	RE at 0 V or V _{CC} , DE at 0 V, No load (driver disabled)			8	A
		ISO15x	RE at 0 V or V _{CC} , DE at V _{CC} , No Load (driver enabled)			8	mA
	Bus-side supply	ISO35x and	RE at 0 V or V _{CC} , DE at 0 V, No load (driver disabled)			15	A
ICC2	current	ISO15x	RE at 0 V or V _{CC} , DE at V _{CC} , No Load (driver enabled)			19	mA

7.7 Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			nA, no load		2.5		V_{CC}	
137	Differential output voltage magnitude	$R_{L} = 54$	Ω, See Figure 3		1.5	2		V
V _{OD}		$R_{L} = 10$	0 Ω (RS-422), See Figure 3		2	2.3		V
		V _{test} fro	m -7 V to +12 V, See Figure	e 4	1.5			
Δ V _{OD}	Change in magnitude of the differential output voltage	See Fig	See Figure 3 and Figure 4			0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage		See Figure 5			2.6	3	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	See Fig					0.1	V
$V_{OC(pp)}$	Peak-to-peak common-mode output voltage	See Figure 5				0.5		V
I _I	Input current	D, DE,	D, DE, V _I at 0 V or V _{CC1}				10	μΑ
		ISO15 See receiver input current						
			V_Y or $V_Z = 12 V$				90	
I_{OZ}	High-impedance state output current	ISO35	V_{Y} or $V_{Z} = 12 \text{ V}, V_{CC} = 0$	Other input			90	μΑ
		13033	V_Y or $V_Z = -7 V$	at 0 V	-10			
			V_Y or $V_Z = -7 V$, $V_{CC} = 0$		-10			
		V _A or V	_B at –7 V	Other				
I _{OS}	Short-circuit output current	V A OF V B AT 12 V		input at 0 V	-250		250	mA
C _{OD}	Differential output capacitance	$V_1 = 0.4$	V _I = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V			16		pF
CMTI	Common-mode transient immunity	V _I = V _C	_C or 0 V, See Figure 14 and	Figure 15	25	50		kV/μs



7.8 Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
V _{IT(+)}	Positive-going input threshol	d voltage	$I_O = -8 \text{ mA}$				-20	mV
V _{IT(-)}	Negative-going input thresho	old voltage	$I_O = 8 \text{ mA}$		-200			mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _I	_T _)				50		mV
V	Output valtage		V _{ID} = 200 mV, See	$I_O = -8 \text{ mA}$	2.4			٧
Vo	Output voltage		Figure 9	$I_O = 8 \text{ mA}$			0.4	V
I _{OZ}	High-impedance state output	t current	$V_I = -7$ to 12 V, Other input	V _I = −7 to 12 V, Other input = 0 V			1	μΑ
		-55°C ≤ T _A ≤ 85°C	V_A or $V_B = 12 V$			50	100	
		-55°C ≤ 1A ≤ 65°C	V_A or $V_B = 12 V$, $V_{CC} = 0$			50	100	
1 0"1	Dua input aurrant	05°C < T < 105°C	V_A or $V_B = 12 V$	Other input at			200	
I _A or I _B	Bus input current	85°C ≤ T _A ≤ 125°C	V_A or $V_B = 12 V$, $V_{CC} = 0$	0 V			200	μA
		-55°C ≤ T _A ≤ 125°C	V_A or $V_B = -7 \text{ V}$		-100	-40		
			V_A or $V_B = -7$ V, $V_{CC} = 0$		-100	-30		
I _{IH}	High-level input current, RE		V _{IH} = 2 V		-10			μA
I _{IL}	Low-level input current, RE		V _{IL} = 0.8 V		-10			μΑ
R _{ID}	Differential input resistance		A, B		48			kΩ
C _{ID}	Differential input capacitance	•	$V_I = 0.4 \sin (4E6\pi t) + 0.5V$, DE at 0 V			16		pF

7.9 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay				340			
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	Coo Figure 6	6					
	ISO15 and ISO35	See Figure 6	120	180	300	ns		
t _r , t _f	Differential output signal rise time, fall time	ISO15M and ISO35M		120	180	350		
t _{PHZ}	Propagation delay, high-level-to-high-impedance	e output	0			205		
t _{PZH}	Propagation delay, high-impedance-to-high-leve	See Figure 7			530	ns		
t _{PLZ}	Propagation delay, low-level to high-impedance output					330		
t _{PZL}						530	ns	


7.10 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	ISO15x and ISO35x				100	
		ISO15 and ISO35				13	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	ISO15M and ISO35M	See Figure 10			18	ns
t _r , t _f	Output signal rise and fall time	ISO15 and ISO35			2	4	
		ISO15M and ISO35M			2	6	
t _{PZH} ,			DE at 0 V, See Figure 11		13	25	
t _{PHZ} , t _{PLZ}	t _{PHZ} , Propagation delay, high-level-to-high-impedance output		and Figure 12		13	25	ns



7.11 Typical Characteristics




Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



8 Parameter Measurement Information






Figure 3. Driver V_{OD} Test and Current Definitions

Figure 4. Driver V_{OD} With Common-Mode Loading Test Circuit




Figure 5. Test Circuit and Waveform Definitions for the Driver Common-Mode Output Voltage




Figure 6. Driver Switching Test Circuit and Voltage Waveforms

NOTE

Driver output pins are A and B for the ISO15 (see Figure 3 through Figure 6). These correspond to ISO35 pins Y and Z

Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Parameter Measurement Information (continued)




Figure 7. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform

NOTE

Driver output pins are A and B for the ISO15 (see Figure 7 through Figure 8). These correspond to ISO35 pins Y and Z




Figure 9. Receiver Voltage and Current Definitions




Figure 10. Receiver Switching Test Circuit and Waveforms

Submit Documentation Feedback



Parameter Measurement Information (continued)




Figure 11. Receiver Enable Test Circuit and Waveforms, Data Output High





Figure 12. Receiver Enable Test Circuit and Waveforms, Data Output Low



Note: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 13. Transient Overvoltage Test Circuit



Parameter Measurement Information (continued)




Figure 14. Half-Duplex Common-Mode Transient Immunity Test Circuit




Figure 15. Full-Duplex Common-Mode Transient Immunity Test Circuit



9 Detailed Description


9.1 Overview

The ISO15 and ISO15M are isolated half-duplex differential line drivers and receivers while the ISO35 and ISO35M are isolated full-duplex differential line transceivers for TIA/EIA 485/422 applications. They are rated to provide galvanic isolation of up to 2500 V_{rms} for 60 sec as per the standard. They have active-high driver enables and active-low receiver enables to control the data flow.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT_+} , the receiver output, R, turns high. When V_{ID} is negative and less than the negative and lower than the negative input threshold, V_{IT_-} , the receiver output, R, turns low. If V_{ID} is between V_{IT_+} and V_{IT_-} the output is indeterminate. When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

9.2 Functional Block Diagrams





9.3 Feature Description

9.3.1 Insulation and Safety-Related Package Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance) ⁽¹⁾	Shortest terminal to terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage) ⁽¹⁾	Shortest terminal to terminal distance across the package surface	8.1			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	≥400			V
DTI	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, $V_{IO} = 500 \text{ V}$, $T_A = 25^{\circ}\text{C}$, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance input to output	VI = 0.4 sin (4E6πt)		2		pF
Cı	Input capacitance to ground	VI = 0.4 sin (4E6πt)		2		pF

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance. Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

9.3.2 DIN V VDE V 0884-10 Insulation Characteristics

over recommended operating conditions (unless otherwise noted)(2)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V_{IOTM}	Transient overvoltage	Method a, t = 60 s, Qualification test	4000	V_{PK}
V_{IORM}	Maximum working insulation voltage		560	V _{PK}
V_{PR}	Input to output test voltage	Method b1, V _{PR} = V _{IORM} × 1.875, 100% Production test with t = 1 s, Partial discharge < 5 pC	1050	V _{PK}
R _S	Insulation resistance	$V_{IO} = 500 \text{ V at T}_{S}$	>10 ⁹	Ω
	Pollution degree		2	

⁽²⁾ Climatic Classification 40/125/21

9.3.3 IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
	Rated mains voltage ≤ 150 V _{RMS}	I-IV
Installation classification	Rated mains voltage ≤ 300 V _{RMS}	I-III
	Rated mains voltage ≤ 400 V _{RMS}	I-II

9.3.4 Regulatory Information

VDE	CSA	UL
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Approved under CSA Component Acceptance Notice 5A and IEC 60950-1	Recognized under UL 1577 Component Recognition Program ⁽¹⁾
Basic insulation, 4000 V _{PK} Maximum transient overvoltage, 560 V _{PK} Maximum working voltage	2500 V _{RMS} Isolation rating, 396 V _{PK} Basic working voltage per CSA 60950-1-07 and IEC 60950-1 (2nd Ed)	Single Protection, 2500 V _{RMS}
Certificate number: 40016131	Master contract number: 220991	File number: E181974

(1) Production tested \geq 3000 V_{RMS} for 1 second in accordance with UL 1577.



9.3.5 Safety-Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER			MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	DW-16	$\theta_{JA} = 168 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 170 \text{ °C}, T_A = 25 \text{ °C}$			240	mA
T_S	Maximum case temperature	DW-16				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in *Thermal Information* is that of a device installed in a Low-Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 16. DW-16 θ_{JC} Thermal Derating Curve per VDE

9.4 Device Functional Modes

Table 1. Driver Function Table (1)

V _{CC1}	V _{CC2}	INPUT (D)	ENABLE INPUT (DE)	OUTP	UTS ⁽²⁾		
				Y/A	Z/B		
PU	PU	Н	Н	Н	L		
PU	PU	L	Н	L	Н		
PU	PU	X	L	Hi-Z	Hi-Z		
PU	PU	X	OPEN	Hi-Z	Hi-Z		
PU	PU	OPEN	Н	Н	L		
PD	PU	X	X	Hi-Z	Hi-Z		
PU	PD	Х	Х	Hi-Z	Hi-Z		
PD	PD	X	X	Hi-Z	Hi-Z		

⁽¹⁾ PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, Hi-Z = High Impedance (off)

Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback

⁽²⁾ Driver output pins are Y and Z for full-duplex devices and A & B for half-duplex devices.



Table 2. Receiver Function Table (1)

V _{CC1}	V _{CC2}	DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE (RE)	OUTPUT (R)
PU	PU	-0.01 V ≤ V _{ID}	L	Н
PU	PU	$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
PU	PU	V _{ID} ≤ -0.2 V	L	L
PU	PU	X	Н	Hi-Z
PU	PU	X	OPEN	Hi-Z
PU	PU	Open circuit	L	Н
PU	PU	Short Circuit	L	Н
PU	PU	Idle (terminated) bus	L	Н
PD	PU	X	X	Hi-Z
PU	PD	X	L	Н

⁽¹⁾ PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, Hi-Z = High Impedance (off), ? = Indeterminate

Submit Documentation Feedback



9.4.1 Device I/O Schematics




Figure 17. Device I/O Schematics

10 Application and Implementation


NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

The ISO15x and ISO35x family consists of RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. For half-duplex transmission there is only one pair which shared for both transmission and reception of data. To eliminate line reflections, each cable end is terminated with a termination resistor, R(T), whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.

10.2 Typical Application







- a) Independent driver and receiver enable signals
- b) Combined enable signals for use as directional control pin
- c) Receiver always on

Figure 18. Half-Duplex Transceiver Configurations




Figure 19. Typical RS-485 Network With Full-Duplex Transceivers

Submit Documentation Feedback



Typical Application (continued)

10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

Table 3. Design Parameters

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 kΩ to 10 kΩ
Decoupling Capacitors	100 nF

10.2.2 Detailed Design Procedure

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver. The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because these devices consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

10.2.3 Application Curve




Figure 20. Typical Input and Output Waveforms



11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1-µF bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 . For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet (SLLSEA0).

12 Layout

12.1 Layout Guidelines

On-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, highfrequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 21).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating the board.
- Use VCC and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the VCC-pins of transceiver, UART, controller ICs on the board (see Figure 21).
- Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize effective via-inductance (see Figure 21).
- Use $1-k\Omega$ to $10-k\Omega$ pullup and pulldown resistors for enable lines to limit noise currents in theses lines during transient events (see Figure 21).
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up (see Figure 21).
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Submit Documentation Feedback

Copyright © 2008-2015, Texas Instruments Incorporated



Layout Guidelines (continued)

NOTE

For detailed layout recommendations, see Application Note SLLA284, *Digital Isolator Design Guide*.

12.2 Layout Example




Figure 21. Recommended Layer Stack



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- Digital Isolator Design Guide, SLLSEA0
- Transformer Driver for Isolated Power Supplies, SLLA284

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO15	Click here	Click here	Click here	Click here	Click here
ISO35	Click here	Click here	Click here	Click here	Click here
ISO15M	Click here	Click here	Click here	Click here	Click here
ISO35M	Click here	Click here	Click here	Click here	Click here

13.3 Trademarks

All trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

SLLA353 -- Isolation Glossary.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





14-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
ISO15DW	ACTIVE	SOIC	DW	16	40	(2) Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(4/5) ISO15	Samples
ISO15DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO15	Samples
ISO15DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO15	Samples
ISO15DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO15	Samples
ISO15MDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO15M	Samples
ISO15MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO15M	Samples
ISO35DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35	Samples
ISO35DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35	Samples
ISO35DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35	Samples
ISO35DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35	Samples
ISO35MDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO35M	Samples
ISO35MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO35M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

14-Oct-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Oct-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO15DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO15MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO35DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO35MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


www.ti.com 14-Oct-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO15DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO15MDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO35DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO35MDWR	SOIC	DW	16	2000	367.0	367.0	38.0

SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.