



ISO7240A ISO7241A ISO7242A

www.ti.com

SLLS905E -MAY 2008-REVISED JANUARY 2010

1-Mbps QUAD DIGITAL ISOLATORS

Check for Samples: ISO7240A, ISO7241A, ISO7242A

FEATURES

- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2),
 IEC 61010-1, IEC 60950-1 and CSA
 Approved
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies
- Typical 25-Year Life at Rated Working Voltage (See Application Note (SLLA197) and Figure 10)
- High Electromagnetic Immunity (See Application Report (SLLA181))
- –40°C to 125°C Operating Range

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

DESCRIPTION

See the Product Notification section. The ISO7240A, ISO7241A and ISO7242A are quad-channel digital isolators with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by Ti's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.


The ISO7240A has all four channels in the same direction while the ISO7241A has three channels the same direction and one channel in opposition. The ISO7242A has two channels in each direction.

The devices have TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device.

A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (See ISO7240CF (SLLS869) or contact TI for a logic low failsafe option).

These devices may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION DIAGRAM




Table 1. Device Function Table ISO724x (1)

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
DU	PU	L	H or Open	L
PU		Х	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	Х	L	Z

(1) PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level

AVAILABLE OPTIONS

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	MARKED AS	ORDERING NUMBER ⁽¹⁾
ISO7240ADW	1 Mbps	~1.5 V (TTL)	4/0	ISO7240A	ISO7240ADW (rail)
1307240ADW	1 Mbps	(CMOS compatible)	4/0	13072408	ISO7240ADWR (reel)
ISO7241ADW	1 Mbpo	~1.5 V (TTL)	3/1	ISO7241A	ISO7241ADW (rail)
1507241ADW	1 Mbps	(CMOS compatible)	3/1	1507241A	ISO7241ADWR (reel)
10070404 DW	4 1 1 1 1 1 1	~1.5 V (TTL)	0/0	10070404	ISO7242ADW (rail)
ISO7242ADW	1 Mbps	(CMOS compatible)	2/2	ISO7242A	ISO7242ADWR (reel)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.



ABSOLUTE MAXIMUM RATINGS(1)

NSTRUMENTS

					VALUE	UNIT	
V_{CC}	Supply voltag	e ⁽²⁾ , V _{CC1} , V _{CC2}			-0.5 to 6	V	
V_{I}	Voltage at IN	, OUT, EN			-0.5 to 6	V	
IO	Output current					mA	
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4		
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV	
		Machine Model	ANSI/ESDS5.2-1996		±200	V	
T_{J}	Maximum jun	ction temperature			170	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}		3.15		5.5	V
I _{OH}	High-level output current				4	mA
I _{OL}	Low-level output current		-4			mA
t _{ui}	Input pulse width	ISO724xA	1			μS
1/t _{ui}	Signaling rate	ISO724xA	0		1000	kbps
V_{IH}	High-level input voltage (IN) (EN on all devices)	es)	2		V _{CC}	V
V_{IL}	Low-level input voltage (IN) (EN on all devices)	ISO724xA	0		0.8	V
TJ	Junction temperature				150	°C
Н	External magnetic field-strength immunity per IEC certification	C 61000-4-8 and IEC 61000-4-9			1000	A/m

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

IEC 60747-5-2 INSULATION CHARACTERISTICS(1)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
V_{IORM}	Maximum working insulation voltage		560	V
		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$, t = 10 s, Partial discharge < 5 pC	672	V
V_{PR}	Input to output test voltage	Method a, V _{PR} = V _{IORM} × 1.6, Type and sample test with t = 10 s, Partial discharge < 5 pC	896	V
		Method b1, V _{PR} = V _{IORM} × 1.875, 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
V_{IOTM}	Transient overvoltage	t = 60 s	4000	V
R _S	Insulation resistance	V_{IO} = 500 V at T_{S}	>10 ⁹	Ω
· · · · · · · · · · · · · · · · · · ·	Pollution degree		2	

(1) Climatic Classification 40/125/21

⁽²⁾ All voltage values are with respect to network ground terminal and are peak voltage values.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V $^{(1)}$ OPERATION

, over recommended operating conditions (unless otherwise noted)

	PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT			•		*	
	10070404	Quiescent	V V sa OV All shaded and Lord EN at OV		1	3	0
	ISO7240A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₂ at 3 V		1	3	mA
	10070444	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		0.5	4.4	A
I _{CC1}	ISO7241A	1 Mbps	EN ₂ at 3 V		6.5	11	mA
	10070404	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		10	16	A
	ISO7242A	1 Mbps	EN ₂ at 3 V		10	16	mA
	10070404	Quiescent	V V OV All shounds and EN OV		15	22	0
	ISO7240A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₂ at 3 V		16	22	mA
	10070444	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		13	20	A
-	ISO7241A	1 Mbps	EN ₂ at 3 V		13	20	mA
	10070404	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		10	16	0
	ISO7242A	1 Mbps	EN ₂ at 3 V		10	16	mA
ELECTI	RICAL CHAR	ACTERISTICS					
I _{OFF}	Sleep mode	e output current	EN at 0 V, Single channel		0		μА
V	∐iah laval a	output voltage	I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.8$		V	
V _{OH}	nigii-level c	output voltage	$I_{OH} = -20 \mu A$, See Figure 1	V _{CC} - 0.1			V
V	l our lovel o	utout voltogo	I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level o	utput voltage	I_{OL} = 20 μ A, See Figure 1			0.1	V
$V_{I(HYS)}$	Input voltag	e hysteresis			150		mV
I _{IH}	High-level in	nput current	IN from 0 \/ to \/			10	^
I _{IL}	Low-level input current		IN from 0 V to V _{CC}	-10			μΑ
Cı	Input capac	citance to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-m	node transient immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Con Figure 4	40 95			
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1	1			ns
t _{sk(o)}	Channel-to-channel output skew (2)				2	ns
t _r	Output signal rise time	Con Figure 4	2			
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Con Figure 0		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μS

⁽¹⁾ Also referred to as pulse skew.

Submit Documentation Feedback

Copyright © 2008–2010, Texas Instruments Incorporated

 ⁽²⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



NSTRUMENTS

SLLS905E -MAY 2008-REVISED JANUARY 2010

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT				•		•	
	10070404	Quiescent	\/ \/ \- \- \- \\ \ \ \ \ \ \ \ \ \ \ \	and the stand		1	3	0
	ISO7240A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels	, no load, EN ₂ at 3 V		1	3	mA
	10070444	Quiescent	V _I = V _{CC} or 0 V, All channels	, no load, EN ₁ at 3 V,		0.5	4.4	A
I _{CC1}	ISO7241A	1 Mbps	EN ₂ at 3 V			6.5	11	mA
	10070404	Quiescent	V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V,		10	16	A	
	ISO7242A	1 Mbps	EN ₂ at 3 V			10	16	mA
	10072404	Quiescent	\/ \/ or 0 \/ All channels	no load TN at 2 V		9.5	15	A
	ISO7240A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels	, no load, Ein ₂ at 3 V		10	15	mA
	ISO7241A	Quiescent	V _I = V _{CC} or 0 V, All channels	$V_1 = V_{CC} \ \text{or} \ 0 \ \text{V}, \ \text{All channels, no load, EN}_1 \ \text{at} \ 3 \ \text{V}, \ \text{EN}_2 \ \text{at} \ 3 \ \text{V}$		8	13	A
I _{CC2}	1507241A	1 Mbps	1			8	13	mA
	10070404	Quiescent	V _I = V _{CC} or 0 V, All channels	, no load, EN ₁ at 3 V,		6	10	A
	ISO7242A	1 Mbps	EN ₂ at 3 V			6	10	mA
ELECTI	RICAL CHARAC	TERISTICS			·			
l _{OFF}	Sleep mode ou	utput current	EN at 0 V, Single channel			0		μΑ
			L - 4 mA Soo Figure 1	ISO7240A	$V_{CC} - 0.4$			
V_{OH}	High-level outp	out voltage	I _{OH} = -4 mA, See Figure 1	ISO724x (5-V side)	V _{CC} - 0.8			V
			$I_{OH} = -20 \mu A$, See Figure 1		V _{CC} - 0.1			
V	Low-level outp	ut voltogo	I _{OL} = 4 mA, See Figure 1				0.4	V
V _{OL}	Low-level outp	ut voltage	I_{OL} = 20 μ A, See Figure 1				0.1	V
$V_{I(HYS)}$	Input voltage h	ysteresis				150		mV
I _{IH}	High-level inpu	it current	INI from O \/ to \/				10	^
I _{IL}	Low-level inpu	t current	IIN IIOIII O A 10 ACC	from 0 V to V _{CC}				μΑ
Cı	Input capacitar	nce to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$	t)		2		pF
CMTI	Common-mode	e transient immunity	V _I = V _{CC} or 0 V, See Figure 4	1	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Con Figure 4	40		100	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			11	ns
	Channel to about all output all out (2)				3	
t _{sk(o)}	Channel-to-channel output skew (2)			0	1	ns
t _r	Output signal rise time	Con Figure 4		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Can Figure 2		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μS

Also known as pulse skew

⁽²⁾ $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



NSTRUMENTS

www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						,	
	10070404	Quiescent	V V an O.V. All alcandala	Land EN 110 V		0.5	1	A
	ISO7240A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no	load, EIN ₂ at 3 V		1	2	mA
	10070111	Quiescent	., ., ., ., ., .			4	4 7	
I _{CC1}	ISO7241A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no	Tillels, 110 loau, Elv1 at 3 v, Elv2 at 3 v		4	7	mA
	10070404	Quiescent	V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		6	10		
	ISO7242A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no	load, EN ₁ at 3 V, EN ₂ at 3 V		6	10	mA
		Quiescent				15	22	
	ISO7240A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no	load, EN ₂ at 3 V		16	22	mA
		Quiescent				13	6 1 1 2 4 7 6 10 6 10 6 22 6 22 8 20 16 0 16 0 16 0 10 10 10 10 10 10 10 10 10 10 10 10 1	
I _{CC2}	ISO7241A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no	load, EN ₁ at 3 V, EN ₂ at 3 V			mA	
		Quiescent				10	16	
	ISO7242A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no	load, EN ₁ at 3 V, EN ₂ at 3 V		10		mA
ELECTR	ICAL CHARA	CTERISTICS						
I _{OFF}	Sleep mode	output current	EN at V _{CC} , Single channel			0		μΑ
		-		ISO7240A	V _{CC} - 0.4			
V_{OH}	High-level of	output voltage	I _{OH} = -4 mA, See Figure 1	ISO724x (5-V side)	V _{CC} - 0.8			V
			$I_{OH} = -20 \mu A$, See Figure 1		V _{CC} - 0.1		1 2 7 7 10 10 22 22 20 20 16 16	
			I _{OL} = 4 mA, See Figure 1				0.4	
V_{OL}	Low-level o	utput voltage	I _{OL} = 20 μA, See Figure 1				0.1	V
V _{I(HYS)}	Input voltag	e hysteresis				150		mV
I _{IH}	High-level in	nput current					10	
I _{IL}	Low-level in	put current	IN from 0 V to V _{CC}	from 0 V to V _{CC}				μΑ
C _I	Input capac ground	itance to	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-m	ode transient	V _I = V _{CC} or 0 V, See Figure 4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Con Figure 4	40		100	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			11	ns
	Observation also and automatical and (2)				2.5	
t _{sk(o)}	Channel-to-channel output skew (2)			0	1	ns
t _r	Output signal rise time	0		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	0 Firms 0		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μS

⁽¹⁾ Also known as pulse skew

Submit Documentation Feedback

Copyright © 2008–2010, Texas Instruments Incorporated

⁽²⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



NSTRUMENTS

SLLS905E - MAY 2008-REVISED JANUARY 2010

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 $V^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT			•		•	
	10070404	Quiescent	V V and V all abounds and local EN at 0 V		0.5	1	1
	ISO7240A	1 Mbps	$V_I = V_{CC}$ or 0 V, all channels, no load, EN ₂ at 3 V		1	2	mA
	10070444	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		4	7	
I _{CC1}	ISO7241A	1 Mbps	EN ₂ at 3 V		4	7	A
	ISO7242A	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		6	10	mA
	1507242A	1 Mbps	EN ₂ at 3 V		6	10	
•	ISO7240A	Quiescent	V V or 0 V all channels no load EN at 2 V		9.5	15	mA
	1507240A	1 Mbps	$V_I = V_{CC}$ or 0 V, all channels, no load, EN_2 at 3 V		10	15	mA
	ISO7241A	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		8	13	
	1307241A	1 Mbps	EN ₂ at 3 V		8	13	mA
	ISO7242A	Quiescent	$V_I = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		6	10	IIIA
	1307242A	1 Mbps	EN ₂ at 3 V		6	10	
ELECTI	RICAL CHARACT	ERISTICS					
I _{OFF}	Sleep mode out	put current	EN at 0 V, single channel		0		μΑ
V	High-level outpu	ıt voltago	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4			V
V _{OH}	r light-level outpu	it voltage	$I_{OH} = -20 \mu A$, See Figure 1	$V_{CC} - 0.1$			V
V	Low-level outpu	t voltogo	I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level outpu	i voltage	I _{OL} = 20 μA, See Figure 1			0.1	V
$V_{I(HYS)}$	Input voltage hysteresis				150		mV
I _{IH}	High-level input	current	IN from 0 \/ or \/			10	
I _{IL}	Low-level input	current	IN from 0 V or V _{CC}	-10			μА
Cı	Input capacitano	ce to ground	IN at V _{CC} , V _I = 0.4 sin (4E6πt)		2		pF
CMTI	Common-mode	transient immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure 4	45		110	
PWD	Pulse-width distortion t _{PHL} - t _{PLH} ⁽¹⁾	See Figure 1			12	ns
	Channel to showed output alread (2)				3.5	
t _{sk(o)}	Channel-to-channel output skew (2)			0	1	
t _r	Output signal rise time	0		2		ns
t _f	Output signal fall time	See Figure 1		2		
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 2		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μS

¹⁾ Also referred to as pulse skew.

⁽²⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.





PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform


INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION (continued)



- C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.
- The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, $t_f \le 3$ ns, $Z_O = 50\Omega$.

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.
- The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \le 3$ ns, $Z_O = 50\Omega$.

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	AMETER TEST CONDITIONS				
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
C _{TI}	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance Input to output	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF
Cı	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF

IEC 60664-1 RATINGS TABLE


PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	IIIa
Installation classification	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program (1)
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

DEVICE I/O SCHEMATICS



THERMAL CHARACTERISTICS

INSTRUMENTS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN 7	YP N	MAX	UNIT
		Low-K Thermal Resistance ⁽¹⁾		168		°C/W
θ_{JA}	Junction-to-air	High-K Thermal Resistance	9	6.1		C/VV
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
P_D	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

⁽¹⁾ Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

TYPICAL CHARACTERISTIC CURVES





Figure 5.

HIGH-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT CURRENT

HIGH-LEVEL OUTPUT VOLTAGE Told and a substitution of the substitu




Figure 8.



APPLICATION INFORMATION




Figure 9. Typical ISO7240A Application Circuit

LIFE EXPECTANCY vs. WORKING VOLTAGE




Figure 10. Time-Dependant Dielectric Breakdown Testing Results

PRODUCT NOTIFICATION

INSTRUMENTS

An ISO724xA anomaly occurs when a negative-going pulse below the specified 1 μ s minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1 μ s period.

Positive noise edges in pulses of less than the minimum specified 1 μ s have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO724xA performance, it is recommended that an appropriately sized capacitor be placed on each input of the device




Figure 11. ISO724xA Anomaly

REVISION HISTORY

CI	hanges from Original (May 2008) to Revision A	Page
•	Changed In the PACKAGE CHARACTERISTICS table, line 1, change L _(IO1) MIN value from 7.7mm to	8.34mm 10
CI	hanges from Revision A (July 2008) to Revision B	Page
•	Added information to the 1st Feature bullet to include CSA and IEC 60950-1 certification	1
•	Changed Figure 9 From: 20mm max.from V _{CCx} To: 2mm max. from V _{CCx} .	12
CI	hanges from Revision B (December 2008) to Revision C	Page
•	Changed I _{CC1} for Quiescent and 1Mbps From: 10mA To: 11mA	4
	Changed I _{CC1} for Quiescent and 1Mbps From: 10mA To: 11mA	
_		5
CI	hanges from Revision C (March 2009) to Revision D	5

Not Recommended for New Designs

ISO7240A ISO7241A ISO7242A



\sim 1	LCCCE	B 4 A \ /	$\alpha \alpha \alpha \alpha$	JANUARY	0040

www.ti.com

Cł	nanges from Revision D (December 2009) to Revision E	Page
•	Added the IEC 60747-5-2 INSULATION CHARACTERISTIC table	3
•	Added C _{TI} - Tracking resistance (comparative tracking index to the PACKAGE CHARACTERISTICS table	10
•	Added the IEC 60664-1 RATINGS TABLE	10





2-Dec-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7240ADW	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7240ADWG4	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7240ADWR	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7240ADWRG4	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7241ADW	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7241ADWG4	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7241ADWR	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7241ADWRG4	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7242ADW	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242A	
ISO7242ADWG4	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242A	
ISO7242ADWR	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242A	
ISO7242ADWRG4	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242A	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

2-Dec-2016

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7241A:

Enhanced Product: ISO7241A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Feb-2014

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


www.ti.com 17-Feb-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7240ADWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7241ADWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7242ADWR	SOIC	DW	16	2000	367.0	367.0	38.0

SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.