


LCP1521S

Programmable transient voltage suppressor for SLIC protection

Datasheet - production data



Features

- Programmable transient suppressor
- Wide negative firing voltage range: V_{Gn} = -175 V max.
- Low dynamic switching voltages:
 VFP and VDGL
- Low gate triggering current: I_{GT} = 5 mA max.
- Peak pulse current: I_{PP} = 40 A (5/310 μs)
- Holding current: $I_H = 150$ mA min.

Benefits

- A Trisil[™] is not subject to ageing and provides a fail-safe mode in short circuit for a better protection.
- Trisils are used to help equipment to meet various standards such as UL60950, IEC 60950 / CSA C22.2, UL1459 and TIA-968-A (formerly FCC part 68)
- Trisils have UL94 V0 resin approved (Trisils are UL497B approved file: E136224)

Description

These devices have been especially designed to protect new high voltage, as well as classical SLICs, against transient overvoltages.

Positive overvoltages are clamped by 2 diodes. Negative surges are suppressed by 2 thyristors, their breakdown voltage being referenced to -V_{BAT} through the gate.

These components present a very low gate triggering current (IGT) in order to reduce the current consumption on printed circuit board during the firing phase.




Figure 1: Functional diagram

December 2017

DocID16804 Rev 7

This is information on a product in full production.

1 **Characteristics**

Standard	Peak surge voltage (V)	Voltage waveform	Required peak current (A)	Current waveform	Minimum serial resistor to meet standard (Ω)
GR-1089 Core	2500	2/10 µs	500	2/10 µs	12
First level	1000	10/1000 µs	100	10/1000 µs	24
GR-1089 Core Second level	5000	2/10 µs	500	2/10 µs	24
GR-1089 Core Intra-building	1500	2/10 µs	100	2/10 µs	0
	6000	10/700	150	E/240 ···	110
ITU-T-K20/K21	1500	10/700 µs) μs 37.5 5/310 μs	5/310 µS	0
ITU-T-K20 (IEC	8000	1/00 ===	ESD contact	t discharge	0
61000-4-2)	15000	1/60 ns	ESD air d	ischarge	0
	4000	10/700 µs	100	5/310 µs	60
IEC 61000-4-5	4000	1.2/50 µs	100	8/20 µs	0
TIA-968-A,	1500	10/160 µs	200	10/160 µs	22.5
lightning surge type A	800	10/560 µs	100	10/560 µs	15
TIA-968-A, lightning surge type B	1000	9/720 µs	25	5/320 µs	0

Table 1: Standards compliance

Table 2: Thermal resistances

Symbol	Parameter	Value	Unit
R _{th(j-a)}	Junction to ambient	120	°C/W



Symbol		Parameter		Value	Unit
		Telcordia GR-1089-CORE Issue 6, May 2011, section 4	10/1000 µs	30	
		TIA-968-A, lightning surge type A	10/560 µs	35	
	I _{pp} Peak pulse current ⁽¹⁾	ITU-T K20/21/44/45, (10/700 μs open circuit voltage waveshape)	5/310 µs	40	
		TIA-968-A, lightning surge type A	10/160 µs	50	
I _{pp}		IEC 61000-4-5, (1.2/50 μs open circuit waveshape) with 10 Ω	4/30 µs	110	A
		ITU-T K20/21/44/45, (1.2/50 μs open circuit voltage waveshape)	8/20 µs	120	
		Telcordia GR-1089-CORE Issue 6, (2/10 µs open circuit waveshape)	2/10 µs	150	
			t = 20 ms	18	
ITSM	Non repetitive surg	ge peak on-state current (50 Hz sinusoidal)	t = 200 ms	10	А
		<u> </u>	t = 1 s	7	
$V_{\sf GN}$	Negative battery voltage range-40 °C < T _{amb} < +85 °C		-175	V	
T _{stg}	Storage junction te	55 to 1 150	°C		
Tj	Operating junction temperature range			-55 to + 150	
TL	Maximum tempera	ature for soldering during 10 s		260	°C

Table 3: Absolute ratings ($T_i = 25 \text{ °C}$, unless otherwise specified)

Notes:

⁽¹⁾The rated current values may be applied either to the Ring to GND or to the Tip to GND terminal pairs. Additionally, the four terminal pairs may have their rated current values applied simultaneously (in this case the GND terminal current will be four times the rated current value of an individual terminal pair). Both GND pins must be connected to GND.







Figure 3: Pulse waveform





LCP1521S

Characteristics

Table 4: Parameters (T _j = 25 °C, unless otherwise specified)									
Symbol		Test conditions					Тур.	Max.	Unit
Igt	$V_{\text{LINE}} = -48 \text{ V}$	$V_{LINE} = -48 V$				0.1		5	mA
Ін	V _{Gn} = -48 V	V _{Gn} = -48 V				150			mA
Vgt	at I _{G⊺}	at I _{GT}						2.5	V
I _{RG}	V _{RG} = -175 V V _{RG} = -175 V				T _j = 25 °C T _j = 85 °C			5 50	μA
		10/700 µs	1.5 kV	Rs = 10 Ω	I _{PP} = 30 A			7	
V _{DGL} ⁽¹⁾	V _{Gn} = -48 V	1.2/50 µs	1.5 kV	Rs = 10 Ω	I _{PP} = 30 A			10	V
		2/10 µs	2.5 kV	Rs = 62 Ω	IPP = 38 A			25	
VF	IF = 1 A			t = 500 µs	3			3	V
	10/700 µs			1.5 kV	R _S = 10 Ω			5	
VFP		1.2/50 µs		1.5 kV	Rs = 10 Ω			9	V
	2/10 μs			2.5 kV	Rs = 62 Ω			30	
IR	$V_{Gn/LINE} = -1 V, V_{LINE} = -175 V$				T _j = 25 °C			5	μA
IR	$V_{Gn/LINE}$ = -1 V, V_{LINE} = -175 V				T _j = 85 °C			50	μΛ
С	$V_{\text{LINE}} = -50 \text{ V}$			<u>Z</u>			15 35		pF
	$V_{\text{LINE}} = -2 \text{ V}, \text{ V}_{\text{RMS}} = 1 \text{ V}, \text{ f} = 1 \text{ MHz}$						55		

Notes:

 $^{(1)}\mbox{The oscillations}$ with a time duration lower than 50 ns are not taken into account.

Table 5: Recommended gate capacitance

Symbol	Component		Тур.	Max.	Unit
CG	Gate decoupling capacitance		220		nF



2 Technical information





Figure 4: "LCP concept behavior" shows the classical protection circuit using the LCP crowbar concept. This topology has been developed to protect the new high voltage SLICs. It allows to program the negative firing threshold while the positive clamping value is fixed at GND.

When a negative surge occurs on one wire (L1 for example) a current IG flows through the base of the transistor T1 and then injects a current in the gate of the thyristor Th1. Th1 fires and all the surge current flows through the ground. After the surge when the current flowing through Th1 becomes less negative than the holding current IH, then Th1 switches off.



When a positive surge occurs on one wire (L1 for example) the diode D1 conducts and the surge current flows through the ground.

Figure 5: "Example of PCB layout based on LCP1521S protection" shows the classical PCB layout used to optimize line protection.

The capacitor C is used to speed up the crowbar structure firing during the fast surge edges.

This allows minimization of the dynamic breakover voltage at the SLIC Tip and Ring inputs during fast strikes. Note that this capacitor is generally present around the SLIC - V_{bat} pin.

So to be efficient it has to be as close as possible from the LCP Gate pin and from the reference ground track (or plan) (see *Figure 5: "Example of PCB layout based on LCP1521S protection"*). The optimized value for C is 220 nF.

DocID16804 Rev 7



The series resistors Rs1 and Rs2 designed in *Figure 4: "LCP concept behavior"* represent the fuse resistors or the PTC which are mandatory to withstand the power contact or the power induction tests imposed by the various country standards. Taking into account this fact the actual lightning surge current flowing through the LCP is equal to:


- I surge = V surge / $(R_g + R_s)$ with:
 - V surge = peak surge voltage imposed by the standard.
 - R_g = series resistor of the surge generator
 - R_s = series resistor of the line card (e.g. PTC)

E.g. For a line card with 30 Ω of series resistors which has to be qualified under GR1089 core 1000V 10/1000 μ s surge, the actual current through the LCP is equal to:

• I surge = 1000 / (10 + 30) = 25 A

The LCP is particularly optimized for the new telecom applications such as the fiber in the loop, the WLL, the remote central office. In this case, the operating voltages are smaller than in the classical system. This makes the high voltage SLICs particularly suitable.


The schematics of *Figure 6: "Protection of high voltage SLIC"* give the most frequent topology used for these applications.













3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

3.1 SO-8 package information







Table 6: SO-8 package mechanical data

			Dir	nensions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.75			0.069
A1	0.1		0.25	0.004		0.010
A2	1.25			0.049		
b	0.31		0.51	0.012		0.020
С	0.10		0.25	0.004		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
Е	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
е		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.05
L1		1.04			0.041	
k°	0		8	0		8
CCC			0.10			0.004















	Dimensions				
Ref.		Millimeters			
	Min.	Тур.	Max.		
P0	3.9	4	4.1		
P1	7.9	8	8.1		
P2	1.95	2	2.05		
ØD0	1.45	1.5	1.6		
ØD1	1.6				
F	5.45	5.5	5.55		
K0	2.5	2.6	2.7		
W	11.7	12	12.3		

Table 7: Tape and reel mechanical data









Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.



4 Ordering information

Table 8: Ordering information					
Order code	Marking	Package	Weight	Base qty.	Delivery mode
LCP1521SRL	CP152S	SO-8	0.08 g	2500	Tape and reel

5 Revision history

Table 9: Document revision history	Table 9:	Document	revision	history
------------------------------------	----------	----------	----------	---------

Date	Revision	Changes
20-Nov-2009	1	First issue.
23-Feb-2012	2	Standardized nomenclature for Gn.
15-Nov-2013	3	Updated Figure 9.
10-Apr-2015	4	Updated Figure 1, Figure 10 and package view. Added Figure 11. Updated Table 3 and Table 7.
02-Jul-2015	5	Updated package information.
08-Jul-2015	6	Updated Figure 9.
12-Dec-2017	7	Updated Table 3: "Absolute ratings ($T_j = 25$ °C, unless otherwise specified)" and Section 3: "Package information".



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

