











LF198-N, LF298, LF398-N LF198A-N, LF398A-N

SNOSBI3B-JULY 2000-REVISED NOVEMBER 2015

LF298, LFx98x Monolithic Sample-and-Hold Circuits

Features

- Operates from ±5-V to ±18-V Supplies
- Less than 10-µs Acquisition Time
- Logic Input Compatible With TTL, PMOS, CMOS
- 0.5-mV Typical Hold Step at Ch = 0.01μ F
- Low Input Offset
- 0.002% Gain Accuracy
- Low Output Noise in Hold Mode
- Input Characteristics Do Not Change During Hold Mode
- High Supply Rejection Ratio in Sample or Hold
- Wide Bandwidth
- Space Qualified, JM38510

Applications

- Ramp Generators With Variable Reset Level
- Integrators With Programmable Reset Level
- Synchronous Correlators
- 2-Channel Switches
- DC and AC Zeroing
- Staircase Generators

3 Description

The LF298 and LFx98x devices are monolithic sample-and-hold circuits that use BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unitygain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6 µs to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LF198-N to be included inside the feedback loop of 1-MHz amplifiers having stability operational without problems. Input impedance of $10^{10} \Omega$ allows highsource impedances to be used without degrading accuracy.

P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1-µF hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design ensures no feedthrough from input to output in the hold mode, even for input signals equal to the supply voltages.

Logic inputs on the LF198-N are fully differential with low input current, allowing for direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4 V. The LF198-N will operate from ±5-V to ±18-V supplies.


An A version is available with tightened electrical specifications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOIC (14)	8.65 mm × 3.91 mm		
LF298, LFx98x	TO-99 (8)	9.08 mm × 9.08 mm		
	PDIP (8)	9.81 mm × 6.35 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Connection



Acquisition Time






Table of Contents

1	Features 1		8.2 Functional Block Diagram	1
2	Applications 1		8.3 Feature Description	12
3	Description 1		8.4 Device Functional Modes	13
4	Revision History2	9	Application and Implementation	13
5	Pin Configuration and Functions		9.1 Application Information	
6	Specifications4		9.2 Typical Applications	1
·	6.1 Absolute Maximum Ratings 4	10	Power Supply Recommendations	24
	6.2 Recommended Operating Conditions	11	Layout	2
	6.3 Thermal Information		11.1 Layout Guidelines	2
	6.4 Electrical Characteristics, LF198-N and LF298 5		11.2 Layout Example	
	6.5 Electrical Characteristics, LF398-N	12	Device and Documentation Support	
	6.6 Typical Characteristics		12.1 Device Support	
7	Parameter Measurement Information		12.2 Related Links	
•	7.1 TTL and CMOS 3 V \leq V _{LOGIC} (Hi State) \leq 7 V 10		12.3 Community Resources	20
	7.2 CMOS 7 V ≤ V _{LOGIC} (Hi State) ≤ 15 V		12.4 Trademarks	20
	7.3 Operational Amplifier Drive		12.5 Electrostatic Discharge Caution	20
8	Detailed Description		12.6 Glossary	
0	8.1 Overview	13	Mechanical, Packaging, and Orderable	
			Information	2

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2000) to Revision B


Page

Submit Documentation Feedback



5 Pin Configuration and Functions





A military RETS electrical test specification is available on request. The LF198-N may also be procured to Standard Military Drawing #5962-8760801GA or to MIL-STD-38510 part ID JM38510/12501SGA.

Pin Functions

	PIN			TYPE ⁽¹⁾	DESCRIPTION		
NAME	SOIC	TO-99	PDIP	TIPE	DESCRIPTION		
V ⁺	12	1	1	Р	Positive supply		
OFFSET ADJUST	14	2	2	Α	DC offset compensation pin		
INPUT	1	3	3	Α	Analog Input		
V ⁻	3	4	4	Р	Negative supply		
OUTPUT	7	5	5	0	Output		
C _h	8	6	6	Α	Hold capacitor		
LOGIC REFERENCE	10	7	7	I	Reference for LOGIC input		
LOGIC	11	8	8	I	Logic input for Sample and Hold modes		
NC	2, 4, 5, 6, 9, 13	_	_	NA	No connect		

(1) P = Power, G = Ground, I = Input, O = Output, A = Analog



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Supply voltage			±18	V
Power dissipation	(Package limitation, see ⁽³⁾)	#18 mitation, see (3)) F198A-N -55 125 -25 85 F398A-N 0 7 ±18 7 -30 Indefinite 10 (soldering, 10 sec.)		mW
	LF198-N, LF198A-N	-55	125	°C
Operating ambient temperature	LF298	-25	85	°C
	LF398-N, LF398A-N	mitation, see ⁽³⁾) F198A-N -55 125 °C -25 85 °C F398A-N 0 7 -30 V Indefinite 10 sec (soldering, 10 sec.) (soldering, 10 sec.) 260 °C vapor phase (60 sec.) 500 mW T0 C 125 °C T25 85 86 87 87 87 88 88 88 88 88 88		
Input voltage			±18 V	
Logic-to-logic reference differential voltage (see ⁽⁴⁾)		7	-30	V
Output short circuit duration		Inde	finite	
Hold capacitor short circuit duration			10	sec
	H package (soldering, 10 sec.)		260	°C
Lond town and the	N package (soldering, 10 sec.)		260	°C
Lead temperature	M package: vapor phase (60 sec.)		215	°C
	Infrared (15 sec.)		220	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
	Supply voltage			±15	V
		LF198-N, LF198A-N	– 55	12	5
T_{J}	Ambient temperature	LF298	-25	8	°C
		LF398-N, LF398A-N	0	7)

6.3 Thermal Information

		LF398-N	LF298, LF398-N	LFx98x	
	THERMAL METRIC ⁽¹⁾	P (PDIP)	D (SOIC)	LMC (TO-99)	UNIT
		8 PINS	14 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	48.9	80.6	85 ⁽²⁾	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.3	38.1	20	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	26.2	35.4	_	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.3	5.8	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	26.0	35.1	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) Board mount in 400 LF/min air flow.

⁽³⁾ The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, R_{θJA}, and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is P_D = (T_{JMAX} - T_A) / R_{θJA}, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum junction temperature, T_{JMAX}, for the LF198-N and LF198A-N is 150°C; for the LF298, 115°C; and for the LF398-N and LF398A-N, 100°C.

⁽⁴⁾ Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply.



6.4 Electrical Characteristics, LF198-N and LF298

The following specifications apply for $-V_S + 3.5 \text{ V} \le V_{IN} \le +V_S - 3.5 \text{ V}$, $+V_S = +15 \text{ V}$, $-V_S = -15 \text{ V}$, $T_A = T_J = 25^{\circ}\text{C}$, $C_h = 0.01 \text{ }\mu\text{F}$, $R_L = 10 \text{ }k\Omega$, LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Lamest office to college (1)	T _J = 25°C		1	3	mV
Input offset voltage ⁽¹⁾	Full temperature range			5	mV
1	T _J = 25°C		5	25	nA
Input bias current ⁽¹⁾	Full temperature range			75	nA
Input impedance	T _J = 25°C		10		GΩ
On's server	$T_J = 25$ °C, $R_L = 10$ k		0.002%	0.005%	
Gain error	Full temperature range			0.02%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25$ °C, $C_h = 0.01 \mu F$	86	96		dB
Output insurantees as	T _j = 25°C, "HOLD" mode		0.5	2	Ω
Output impedance	Full temperature range			4	Ω
HOLD step ⁽²⁾	$T_J = 25$ °C, $C_h = 0.01 \mu F$, $V_{OUT} = 0$		0.5	2	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	5.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μΑ
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^{\circ}C^{(3)}$, hold mode		30	100	pА
A	$\Delta V_{OUT} = 10 \text{ V}, C_h = 1000 \text{ pF}$		4		μs
Acquisition time to 0.1%	C _H = 0.01 μF		20		μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2 V$		5		mA
Supply voltage rejection ratio	V _{OUT} = 0	80	110		dB
Differential logic threshold	T _J = 25°C	0.8	1.4	2.4	V
lament official violations (1)	T _J = 25°C		1	1	mV
Input offset voltage ⁽¹⁾	Full temperature range			2	mV
1	T _J = 25°C		5	25	nA
Input bias current ⁽¹⁾	Full temperature range			75	nA
Input impedance	T _J = 25°C		10		GΩ
Coin area	$T_J = 25$ °C, $R_L = 10 \text{ k}$		0.002%	0.005%	
Gain error	Full temperature range			0.01%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25$ °C, $C_h = 0.01 \mu F$	86	96		dB
Output insurados sa	T _J = 25°C, "HOLD" mode		0.5	1	Ω
Output impedance	Full temperature range			4	Ω
HOLD step ⁽²⁾	$T_J = 25$ °C, $C_h = 0.01 \mu F$, $V_{OUT} = 0$		0.5	1	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	5.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μΑ
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^{\circ}C^{(3)}$, hold mode		30	100	рА
	$\Delta V_{OUT} = 10 \text{ V}, C_h = 1000 \text{ pF}$		4	6	μs
Acquisition time to 0.1%	C _H = 0.01 μF		20	25	μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2 V$		5		mA
Supply voltage rejection ratio	V _{OUT} = 0	90	110		dB
Differential logic threshold	T _J = 25°C	0.8	1.4	2.4	V

⁽¹⁾ These parameters ensured over a supply voltage range of ± 5 to ± 18 V, and an input range of $-V_S + 3.5$ V $\leq V_{IN} \leq +V_S - 3.5$ V.

⁽²⁾ Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01-μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

⁽³⁾ Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.



6.5 Electrical Characteristics, LF398-N

The following specifications apply for $-V_S + 3.5 \text{ V} \le V_{IN} \le +V_S - 3.5 \text{ V}$, $+V_S = +15 \text{ V}$, $-V_S = -15 \text{ V}$, $T_A = T_J = 25^{\circ}\text{C}$, $C_h = 0.01 \text{ }\mu\text{F}$, $R_L = 10 \text{ }k\Omega$, LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
(1)	T _J = 25°C		2	7	mV
Input offset voltage ⁽¹⁾	Full temperature range			10	mV
.(1)	T _J = 25°C		10	50	nA
Input bias current ⁽¹⁾	Full temperature range	2 10 10 0.004% 80 90 0.5 1 4.5 2 30 4 20 5 80 110 0.8 1.4 2 10 10 0.004% 86 90 0.5	100	nA	
Input impedance	T _J = 25°C		10		GΩ
	$T_J = 25$ °C, $R_L = 10 \text{ k}$		0.004%	0.01%	
Gain error	Full temperature range			0.02%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25$ °C, $C_h = 0.01 \mu F$	80	90		dB
	T _J = 25°C, "HOLD" mode		0.5	4	Ω
Output impedance	Full temperature range			6	Ω
HOLD step ⁽²⁾	$T_J = 25$ °C, $C_h = 0.01 \mu F$, $V_{OUT} = 0$		1	2.5	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	6.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^{\circ}C^{(3)}$, hold mode		30	200	pA
	$\Delta V_{OUT} = 10 \text{ V}, C_h = 1000 \text{ pF}$		4		μs
Acquisition time to 0.1%	C _H = 0.01 μF		20		μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2 V$		5		mA
Supply voltage rejection ratio	V _{OUT} = 0	80	110		dB
Differential logic threshold	T _J = 25°C	0.8	1.4	2.4	V
	T _J = 25°C		2	2	mV
Input offset voltage ⁽¹⁾	Full temperature range			3	mV
(1)	T _J = 25°C		10	25	nA
Input bias current ⁽¹⁾	Full temperature range			50	nA
Input impedance	T _J = 25°C		10		GΩ
	$T_J = 25^{\circ}C, R_L = 10 \text{ k}$		0.004%	0.005%	
Gain error	Full temperature range			0.01%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^{\circ}\text{C}, C_h = 0.01 \mu\text{F}$	86	90		dB
	T _J = 25°C, "HOLD" mode		0.5	1	Ω
Output impedance	Full temperature range	MIN TYP 2 10 10 0.004% 0. 80 90 0.5 0 1 4.5 2 2 30 4 20 5 80 110 0.8 1.4 2 2 10 10 0.004% 0.0 86 90 0.5 0 1 4.5 2 30 4 4.5 2 30 5 90 110	6	Ω	
HOLD step ⁽²⁾	$T_J = 25^{\circ}C, C_h = 0.01 \mu F, V_{OUT} = 0$		1	1	mV
Supply current ⁽¹⁾	T _J ≥ 25°C		4.5	6.5	mA
Logic and logic reference input current	T _J = 25°C		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^{\circ}C^{(3)}$, hold mode		30	100	pA
	$\Delta V_{OUT} = 10 \text{ V}, C_h = 1000 \text{ pF}$			6	μs
Acquisition time to 0.1%	C _H = 0.01 µF		20	25	μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2 V$				mA
Supply voltage rejection ratio	V _{OUT} = 0	90	110		dB
Differential logic threshold	T _J = 25°C			2.4	V


⁽¹⁾ These parameters ensured over a supply voltage range of ± 5 to ± 18 V, and an input range of $-V_S + 3.5$ V $\leq V_{IN} \leq +V_S - 3.5$ V.

⁽²⁾ Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01-μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

⁽³⁾ Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.




6.6 Typical Characteristics






Typical Characteristics (continued)






Typical Characteristics (continued)




7 Parameter Measurement Information

7.1 TTL and CMOS 3 V ≤ V_{LOGIC} (Hi State) ≤ 7 V



Threshold = 1.4 V


Figure 18. Sample When Logic High With TTL and CMOS Biasing



Threshold = 1.4 V Select for 2.8 V at pin 8

Figure 19. Sample When Logic Low With TTL and CMOS Biasing

7.2 CMOS 7 V \leq V_{LOGIC} (Hi State) \leq 15 V




Threshold = $0.6 (V^+) + 1.4 V$

Figure 20. Sample When Logic High With CMOS Biasing




CMOS 7 V ≤ V_{LOGIC} (Hi State) ≤ 15 V (continued)



Threshold = $0.6 (V^+) - 1.4V$


Figure 21. Sample When Logic Low With CMOS Biasing

7.3 Operational Amplifier Drive



Threshold ≈ +4 V

Figure 22. Sample When Logic High With Operational Amplifier Biasing



Threshold = -4 V

Figure 23. Sample When Logic Low With Operational Amplifier Biasing




8 Detailed Description

8.1 Overview

The LF298 and LFx98x devices are monolithic sample-and-hold circuits that utilize BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unity-gain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6 μ s to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198-N to be included inside the feedback loop of 1-MHz operational amplifier without having stability problems. Input impedance of $10^{10}~\Omega$ allows high-source impedances to be used without degrading accuracy.

8.2 Functional Block Diagram



8.3 Feature Description

The LF298 and LFx98x OUTPUT tracks the INPUT signal by charging and discharging the hold capacitor. The OUTPUT can be held at any given time by pulling the LOGIC input low relative to the LOGIC REFERENCE voltage and resume sampling when LOGIC returns high. Additionally, the OFFSET pin can be used to zero the offset voltage present at the INPUT.

8.4 Device Functional Modes

The LF298 and LFx98x devices have a *sample* mode and *hold* mode controlled by the LOGIC voltage relative to the LOGIC REFERENCE voltage. The device is in *sample* mode when the LOGIC input is pulled high relative to the LOGIC REFERENCE voltage and in *hold* mode when the LOGIC input is pulled low relative to the LOGIC REFERENCE. In *sample* mode, the output is tracking the input signal by charging and discharging the hold capacitor. Smaller values of hold capacitance will allow the output to track faster signals. In *hold* mode the input signal is disconnected from the signal path and the output retains the value on the hold capacitor. Larger values of capacitance will have a smaller droop rate as shown in Figure 4.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198-N.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may *sag back* up to 0.2% after a quick change in voltage. A long sample time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. Most ceramic capacitors are unusable with > 1% hysteresis. Ceramic NPO or COG capacitors are now available for 125°C operation and also have low dielectric absorption. For more exact data, see Figure 2. The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly reduced if the output of the LF198-N is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10 to 50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

9.1.2 DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1-k Ω potentiometer, which has one end tied to V+ and the other end tied through a resistor to ground. The resistor should be selected to give approximately 0.6 mA through the 1-k Ω potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10-pF capacitor from the wiper to the hold capacitor will give ±4-mV hold step adjustment with a 0.01-μF hold capacitor and 5-V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

9.1.3 Logic Rise Time

For proper operation, logic signals into the LF198-N must have a minimum dV/dt of 1.0 V/µs. Slower signals will cause excessive hold step. If a R/C network is used in front of the logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 1.0 V/µs.

9.1.4 Sampling Dynamic Signals

Sample error to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the $300-\Omega$ series resistor on the chip. This means that at the moment the *hold* command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp–p at 10 kHz. Maximum dV/dt is 0.6 V/µs. With no analog phase delay and 100-ns logic delay, one could expect up to (0.1 µs) (0.6 V/µs) = 60 mVerror if the hold signal arrived near maximum dV/dt of the input. A positive-going input would give a

Application Information (continued)


60-mV error. Now assume a 1-MHz (3-dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be (0.16 μ s) (0.6 V/ μ s) = -96 mV. Total output error is 60 mV (digital) -96 mV (analog) for a total of -36 mV. To add to the confusion, analog delay is proportioned to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

Figure 1 has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the hold command. This curve is based on a 1-mV error fed into the output.

Figure 6 indicates the time required for the output to settle to 1 mV after the hold command.

9.1.5 Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input and the C_h pin. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5 V will also help.



Use 10-pin layout. Guard around C_H is tied to output.


Figure 24. Guarding Technique



9.2 Typical Applications

9.2.1 X1000 Sample and Hold

The circuit configuration in Figure 25 shows how to incorporate an amplification factor of 1000 into the sample and hold stage. This may be particularly useful if the input signal has a very low amplitude. Equation 1 provides the appropriate value of capacitance for the COMP 2 pin capacitance of the LM108.



^{*}For lower gains, the LM108 must be frequency compensated

Figure 25. X1000 Sample and Hold

Use
$$\approx \frac{100}{A_V}$$
 pF from comp 2 to ground (1)

9.2.1.1 Design Requirements

Assume an unbuffered analog to digital converter with 1-Vpp dynamic range is used in a system which needs to sample an input signal with only 1-mVpp amplitude. Using the LF198-N and LM108 connect the input signal so that the maximum dynamic range is used by the 1-Vpp data converter.


9.2.1.2 Detailed Design Procedure

Connect the LF198-N and LM108 as shown in Figure 25. To maximize the dynamic range of 1 Vpp a gain factor of 1000x is needed. Set R3 to 1 M Ω and R4 to 1 k Ω to give a noninverting gain of 1001. The calculated value of C1 is 0.1 pF according to Equation 1, which is negligibly small and may be left off of the design.




9.2.1.3 Application Curves

The feedthrough rejection ratio of the LF198-N is extremely good and provides good isolation for a wide variety of hold capacitors as Figure 26 shows. Additionally, the output transient settles almost completely after 0.8 µs and would be ready to sample as shown in Figure 27.



9.2.2 Sample and Difference Circuit

The LF198-N may be used as a sample and difference circuit as shown in Figure 28 where the output follows the input in hold mode.



 $V_{OUT} = V_B + \Delta V_{IN}$ (HOLD MODE)

Figure 28. Sample and Difference Circuit



9.2.3 Ramp Generator With Variable Reset Level

The circuit configuration shown in Figure 29 generates a ramp signal with variable reset level. The rise or fall time may be computed by Equation 2.




Figure 29. Ramp Generator With Variable Reset Level

$$\frac{\Delta V}{\Delta T} = \frac{1.2V}{(R2)(C_h)} \tag{2}$$

9.2.4 Integrator With Programmable Reset Level

The LF398-N may be used with LM308 to create an integrator circuit with programmable reset level as shown in Figure 30. The integrated output voltage in hold mode is computed with Equation 3.




Figure 30. Integrator With Programmable Reset Level

$$V_{OUT} (Hold Mode) = \left[\frac{1}{(R1)(C_h)} \int_0^t V_{IN} dt \right] + \left[V_R \right]$$
(3)

9.2.5 Output Holds at Average of Sampled Input

The LF198-N can be used to identify the average value of the input signal and hold the corresponding voltage on the output. Connect R_h and C_h as shown in Figure 31. The corresponding values may be calculated with Equation 4.




Figure 31. Output Holds at Average of Sampled Input

Select
$$(R_h)(C_h) \gg \frac{1}{2\pi f_{lN}(Min)}$$
 (4)

9.2.6 Increased Slew Current

The slew current can be increased by connecting opposing diodes from the OUTPUT to the HOLD CAPACITOR pins as shown in Figure 32.




Figure 32. Increased Slew Current



9.2.7 Reset Stabilized Amplifier

The LF398-N may be used with LH0042H to create a reset stabilized amplifier with a gain of 1000 as shown in Figure 33.




Figure 33. Reset Stabilized Amplifier

$$\frac{\Delta V_{OS}}{\Delta t} \approx 30 \mu V / sec \tag{5}$$

$$\frac{\Delta V_{OS}}{\Delta T} \approx 0.1 \mu V / ^{\circ} C \tag{6}$$

9.2.8 Fast Acquisition, Low Droop Sample and Hold

Two LF398-N devices may be used along with LM3905 TIMER to create a fast acquisition, low droop sample and hold circuit as shown in Figure 34.




Figure 34. Fast Acquisition, Low Droop Sample and Hold



9.2.9 Synchronous Correlator for Recovering Signals Below Noise Level

The LF198-N may be used with two LM122H TIMER devices to create a synchronous correlator for recovering signals below noise level as shown in Figure 35.




Figure 35. Synchronous Correlator for Recovering Signals Below Noise Level

9.2.10 2-Channel Switch

The HOLD CAPACITOR pin could be alternatively used as a second input to create a 2-channel switch shown Figure 36




Figure 36. 2-Channel Switch

In the configuration of Figure 36, input signal A and input signal B have the characteristics listed in Table 1.



Table 1. 2-Channel Switch Characteristics

	Α	В
Gain	1 ± 0.02%	1 ± 0.2%
ZIN	10 ¹⁰ Ω	47 kΩ
BW	≈1 MHz	≈400 kHz
Crosstalk @ 1 kHz	-90 dB	-90 dB
Offset	≤ 6 mV	≤ 75 mV

9.2.11 DC and AC Zeroing

The LF198-N features an OFFSET ADJUST pin which can be connected to a potentiometer to zero the DC offset. Additionally, an inverter may be connected with an AC-coupled potentiometer to the HOLD CAPACITOR pin to create a DC- and AC-zeroing circuit as shown in Figure 37.





Figure 37. DC and AC Zeroing



9.2.12 Staircase Generator

The LF368 can be connected as shown in Figure 38 to create a staircase generator.



*Select for step height: 50 k $\Omega \rightarrow$ 1-V Step.

Figure 38. Staircase Generator

9.2.13 Differential Hold

Two LF198-N devices may be connected as shown in Figure 39 to create a differential hold circuit.





Figure 39. Differential Hold



9.2.14 Capacitor Hysteresis Compensation

The LF298 and LFx98x devices may be used for capacitor hysteresis compensation as shown in Figure 40.



^{*}Select for time constant C1 = $\tau/100 \text{ k}\Omega$

Figure 40. Capacitor Hysteresis Compensation

10 Power Supply Recommendations

The LF298 and LFx98x devices are rated for a typical supply voltage of ± 15 V. To achieve noise immunity as appropriate to the application, it is important to use good printed-circuit-board layout practices for power supply rails and planes, as well as using bypass capacitors connected between the power supply pins and ground. All bypass capacitors must be rated to handle the supply voltage and be decoupled to ground. TI recommends to decouple each supply with two capacitors; a small value ceramic capacitor (approximately 0.1 μ F) placed close to the supply pin in addition to a large value Tantalum or Ceramic (≥ 10 μ F). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at higher frequencies while the large capacitor will act as the charge bucket for fast load current spikes at the op amp output. The combination of these capacitors will provide supply decoupling and will help maintain stable operation for most loading conditions.

^{**}Adjust for amplitude



11 Layout

11.1 Layout Guidelines

Take care to minimize the loop area formed by the bypass capacitor connection between supply pins and ground. A ground plane underneath the device is recommended; any bypass components to ground should have a nearby via to the ground plane. The optimum bypass capacitor placement is closest to the corresponding supply pin. Use of thicker traces from the bypass capacitors to the corresponding supply pins will lower the power supply inductance and provide a more stable power supply. The feedback components should be placed as close to the device as possible to minimize stray parasitics.

11.2 Layout Example

Figure 41 shows an example schematic and layout for the LFx98x 8-pin PDIP package.




Figure 41. Schematic Example




Figure 42. Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

- Hold Step: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (DC) analog input voltage. Logic swing is 5 V.
- Acquisition Time: The time required to acquire a new analog input voltage with an output step of 10 V. Acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.
- Gain Error: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a per cent difference.
- Hold Settling Time: The time required for the output to settle within 1 mV of final value after the hold logic command.
- **Dynamic Sampling Error:** The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. This error term occurs even for long sample times.
- Aperture Time: The delay required between hold command and an input analog transition, so that the transition does not affect the held output.

12.2 Related Links

The table below lists guick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL TOOLS & SUPPORT & PARTS PRODUCT FOLDER **SAMPLE & BUY DOCUMENTS** COMMUNITY **SOFTWARE** LF198-N Click here Click here Click here Click here Click here LF298 Click here Click here Click here Click here Click here LF398-N Click here Click here Click here Click here Click here LF198A-N Click here Click here Click here Click here Click here LF398A-N

Click here

Click here

Click here

Click here

Table 2. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

Click here

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Submit Documentation Feedback



12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





29-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LF198AH/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	(LF198AH ~ LF198AH)	Samples
LF198H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	(LF198H ~ LF198H)	Samples
LF198H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	(LF198H ~ LF198H)	Samples
LF298M	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	-25 to 85	LF298M	
LF298M/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-25 to 85	LF298M	Samples
LF298MX	NRND	SOIC	D	14	2500	TBD	Call TI	Call TI	-25 to 85	LF298M	
LF298MX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-25 to 85	LF298M	Samples
LF398AN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LF 398AN	Samples
LF398M	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	0 to 70	LF398M	
LF398M/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LF398M	Samples
LF398MX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LF398M	Samples
LF398N/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LF 398N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

29-Jun-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.