

LM5109 100V/1A Peak Half Bridge Gate Driver

Check for Samples: [LM5109](#)


FEATURES

- Drives Both a High Side and Low Side N-Channel MOSFET
- 1A Peak Output Current (1.0A Sink / 1.0A Source)
- Independent TTL Compatible Inputs
- Bootstrap Supply Voltage to 118V DC
- Fast Propagation Times (27 ns Typical)
- Drives 1000 pF Load with 15ns Rise and Fall Times
- Excellent Propagation Delay Matching (2 ns Typical)
- Supply Rail Under-voltage Lockout
- Low Power Consumption
- Pin Compatible with ISL6700

TYPICAL APPLICATIONS

- Current Fed Push-pull Converters
- Half and Full Bridge Power Converters
- Solid State Motor Drives
- Two Switch Forward Power Converters

SIMPLIFIED BLOCK DIAGRAM



PACKAGE

- SOIC-8
- WSON-8 (4 mm x 4 mm)

DESCRIPTION

The LM5109 is a low cost high voltage gate driver, designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 100V. The outputs are independently controlled with TTL compatible input thresholds. A robust level shifter technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails. The device is available in the SOIC-8 and the thermally enhanced WSON-8 packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

CONNECTION DIAGRAMS



Figure 1.

Table 1. PIN DESCRIPTION

| Pin No. | | Name | Description | Application Information |
|---------|-----------------------|-----------------|--|---|
| SO-8 | WSON-8 ⁽¹⁾ | | | |
| 1 | 1 | V _{DD} | Positive gate drive supply | Locally decouple to V _{SS} using low ESR/ESL capacitor located as close to IC as possible. |
| 2 | 2 | HI | High side control input | The LM5109 HI input is compatible with TTL input thresholds. Unused HI input should be tied to ground and not left open |
| 3 | 3 | LI | Low side control input | The LM5109 LI input is compatible with TTL input thresholds. Unused LI input should be tied to ground and not left open. |
| 4 | 4 | V _{SS} | Ground reference | All signals are referenced to this ground. |
| 5 | 5 | LO | Low side gate driver output | Connect to the gate of the low side N-MOS device. |
| 6 | 6 | HS | High side source connection | Connect to the negative terminal of the bootstrap capacitor and to the source of the high side N-MOS device. |
| 7 | 7 | HO | High side gate driver output | Connect to the gate of the low side N-MOS device. |
| 8 | 8 | HB | High side gate driver positive supply rail | Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal of the bootstrap capacitor to HS. The bootstrap capacitor should be placed as close to IC as possible. |

(1) For WSON-8 package it is recommended that the exposed pad on the bottom of the LM5109 be soldered to ground plane on the PCB board and the ground plane should extend out from underneath the package to improve heat dissipation.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.

| | |
|-------------------------------|------------------------------------|
| V_{DD} to V_{SS} | -0.3V to 18V |
| HB to HS | -0.3V to 18V |
| LI or HI to V_{SS} | -0.3V to $V_{DD} + 0.3V$ |
| LO to V_{SS} | -0.3V to $V_{DD} + 0.3V$ |
| HO to V_{SS} | $V_{HS} - 0.3V$ to $V_{HB} + 0.3V$ |
| HS to V_{SS} ⁽²⁾ | -5V to 100V |
| HB to V_{SS} | 118V |
| Junction Temperature | -40°C to +150°C |
| Storage Temperature Range | -55°C to +150°C |
| ESD Rating HBM ⁽³⁾ | 2 kV |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings **do not** imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than $V_{DD} - 15V$. For example, if $V_{DD} = 10V$, the negative transients at HS must not exceed -5V.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5k Ω resistor into each pin. Pin 6, Pin 7 and Pin 8 are rated at 500V.

RECOMMENDED OPERATING CONDITIONS

| | |
|----------------------|---------------------------------|
| V_{DD} | 8V to 14V |
| HS ⁽¹⁾ | -1V to 100V |
| HB | $V_{HS} + 8V$ to $V_{HS} + 14V$ |
| HS Slew Rate | < 50 V/ns |
| Junction Temperature | -40°C to +125°C |

- (1) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than $V_{DD} - 15V$. For example, if $V_{DD} = 10V$, the negative transients at HS must not exceed -5V.

ELECTRICAL CHARACTERISTICS

Specifications in standard typeface are for $T_J = +25^\circ\text{C}$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ | Max ⁽¹⁾ | Units |
|---------------------------------|------------------------------------|-----------------------------|--------------------|------|--------------------|---------------|
| SUPPLY CURRENTS | | | | | | |
| I_{DD} | V_{DD} Quiescent Current | LI = HI = 0V | | 0.3 | 0.6 | mA |
| I_{DDO} | V_{DD} Operating Current | f = 500 kHz | | 2.1 | 3.4 | mA |
| I_{HB} | Total HB Quiescent Current | LI = HI = 0V | | 0.06 | 0.2 | mA |
| I_{HBO} | Total HB Operating Current | f = 500 kHz | | 1.6 | 3.0 | mA |
| I_{HBS} | HB to V_{SS} Current, Quiescent | $V_{HS} = V_{HB} = 100V$ | | 0.1 | 10 | μA |
| I_{HBSO} | HB to V_{SS} Current, Operating | f = 500 kHz | | 0.5 | | mA |
| INPUT PINS LI and HI | | | | | | |
| V_{IL} | Low Level Input Voltage Threshold | | 0.8 | 1.8 | | V |
| V_{IH} | High Level Input Voltage Threshold | | | 1.8 | 2.2 | V |
| R_I | Input Pulldown Resistance | | 100 | 180 | 500 | k Ω |
| UNDER VOLTAGE PROTECTION | | | | | | |
| V_{DDR} | V_{DD} Rising Threshold | $V_{DDR} = V_{DD} - V_{SS}$ | 6.0 | 6.9 | 7.4 | V |

- (1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instrument's Average Outgoing Quality Level (AOQL).

ELECTRICAL CHARACTERISTICS (continued)

Specifications in standard typeface are for $T_J = +25^\circ\text{C}$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12\text{V}$, $V_{SS} = V_{HS} = 0\text{V}$, No Load on LO or HO.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ | Max ⁽¹⁾ | Units |
|------------------------------|-------------------------------|---|--------------------|------|--------------------|-------|
| V_{DDH} | V_{DD} Threshold Hysteresis | | | 0.5 | | V |
| V_{HBR} | HB Rising Threshold | $V_{HBR} = V_{HB} - V_{HS}$ | 5.7 | 6.6 | 7.1 | V |
| V_{HBH} | HB Threshold Hysteresis | | | 0.4 | | V |
| LO GATE DRIVER | | | | | | |
| V_{OLL} | Low-Level Output Voltage | $I_{LO} = 100\text{ mA}$, $V_{OHL} = V_{LO} - V_{SS}$ | | 0.28 | 0.45 | V |
| V_{OHL} | High-Level Output Voltage | $I_{LO} = -100\text{ mA}$, $V_{OHL} = V_{DD} - V_{LO}$ | | 0.45 | 0.75 | V |
| I_{OHL} | Peak Pullup Current | $V_{LO} = 0\text{V}$ | | 1.0 | | A |
| I_{OLL} | Peak Pulldown Current | $V_{LO} = 12\text{V}$ | | 1.0 | | A |
| HO GATE DRIVER | | | | | | |
| V_{OLH} | Low-Level Output Voltage | $I_{HO} = 100\text{ mA}$, $V_{OLH} = V_{HO} - V_{HS}$ | | 0.28 | 0.45 | V |
| V_{OHH} | High-Level Output Voltage | $I_{HO} = -100\text{ mA}$, $V_{OHH} = V_{HB} - V_{HO}$ | | 0.45 | 0.75 | V |
| I_{OHH} | Peak Pullup Current | $V_{HO} = 0\text{V}$ | | 1.0 | | A |
| I_{OLH} | Peak Pulldown Current | $V_{HO} = 12\text{V}$ | | 1.0 | | A |
| THERMAL RESISTANCE | | | | | | |
| θ_{JA} ⁽²⁾ | Junction to Ambient | SOIC-8 | | 160 | | °C/W |
| | | WSO8-8 ⁽³⁾ | | 40 | | |

(2) The θ_{JA} is not a constant for the package and depends on the printed circuit board design and the operating conditions.

(3) 4 layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187 ([SNOA401](#)).

SWITCHING CHARACTERISTICS

Specifications in standard typeface are for $T_J = +25^\circ\text{C}$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12\text{V}$, $V_{SS} = V_{HS} = 0\text{V}$, No Load on LO or HO.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|---------------------|---|------------------------|-----|-----|-----------|-------|
| LM5109 | | | | | | |
| t_{LPHL} | Lower Turn-Off Propagation Delay (LI Falling to LO Falling) | | | 27 | 56 | ns |
| t_{HPHL} | Upper Turn-Off Propagation Delay (HI Falling to HO Falling) | | | 27 | 56 | ns |
| t_{LPLH} | Lower Turn-On Propagation Delay (LI Rising to LO Rising) | | | 29 | 56 | ns |
| t_{HPLH} | Upper Turn-On Propagation Delay (HI Rising to HO Rising) | | | 29 | 56 | ns |
| t_{MON} | Delay Matching: Lower Turn-On and Upper Turn-Off | | | 2 | 15 | ns |
| t_{MOFF} | Delay Matching: Lower Turn-Off and Upper Turn-On | | | 2 | 15 | ns |
| t_{RC} , t_{FC} | Either Output Rise/Fall Time | $C_L = 1000\text{ pF}$ | | 15 | - | ns |
| t_{PW} | Minimum Input Pulse Width that Changes the Output | | | 50 | | ns |

TYPICAL PERFORMANCE CHARACTERISTICS

V_{DD} Operating Current vs Frequency




Figure 2.

HB Operating Current vs Frequency




Figure 3.

Operating Current vs Temperature




Figure 4.

Quiescent Current vs Temperature




Figure 5.

Quiescent Current vs Voltage




Figure 6.

Propagation Delay vs Temperature




Figure 7.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LO and HO High Level Output Voltage vs Temperature




Figure 8.

LO and HO Low Level Output Voltage vs Temperature




Figure 9.

Undervoltage Rising Thresholds vs Temperature




Figure 10.

Undervoltage Hysteresis vs Temperature




Figure 11.

Input Thresholds vs Temperature




Figure 12.

Input Thresholds vs Supply Voltage





Figure 13.

TIMING DIAGRAM



LAYOUT CONSIDERATIONS

The optimum performance of high and low side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

1. A low ESR / ESL capacitor must be connected close to the IC, and between V_{DD} and V_{SS} pins and between HB and HS pins to support high peak currents being drawn from VDD during turn-on of the external MOSFET.
2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (V_{SS}).
3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
4. Grounding Considerations:
 - (a) The first priority in designing grounding connections is to confine the high peak currents from charging and discharging the MOSFET gate in a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.
 - (b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low side MOSFET body diode. The bootstrap capacitor is recharged on the cycle-by-cycle basis through the bootstrap diode from the ground referenced V_{DD} bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

HS TRANSIENT VOLTAGES BELOW GROUND

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

1. HS must always be at a lower potential than HO. Pulling HO more than -0.3V below HS can activate parasitic transistors resulting in excessive current to flow from the HB supply possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.
2. HB to HS operating voltage should be 15V or less. Hence, if the HS pin transient voltage is -5V, VDD should be ideally limited to 10V to keep HB to HS below 15V.
3. A low ESR bypass capacitor between HB to HS as well as VDD to VSS is essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|---------|
| LM5109MA/NOPB | NRND | SOIC | D | 8 | 95 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | | L5109 MA | |
| LM5109MAX/NOPB | NRND | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | | L5109 MA | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LM5109MAX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM5109MAX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.