

# ±0.75°C Accurate, Remote Diode and Local Digital Temperature Sensor With Two-Wire Interface

Check for Samples: [LM86](#)

## FEATURES

- Accurately Senses Die Temperature of Remote ICs or Diode Junctions
- Offset Register Allows Sensing a Variety of Thermal Diodes Accurately
- On-Board Local Temperature Sensing
- 10-Bit Plus Sign Remote Diode Temperature Data Format, 0.125°C Resolution
- $\overline{T\_CRIT\_A}$  Output Useful for System Shutdown
- $\overline{ALERT}$  Output Supports SMBus 2.0 Protocol
- SMBus 2.0 Compatible Interface, Supports TIMEOUT
- 8-Pin VSSOP and SOIC Packages

## APPLICATIONS

- Computer System Thermal Management (For Example, Laptop, Desktop, Workstations, Server)
- Electronic Test Equipment
- Office Electronics

## KEY SPECIFICATIONS

- Supply Voltage 3.0V to 3.6V
- Supply Current 0.8mA (typ)
- Local Temp Accuracy (includes quantization error)
  - $T_A=25^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $\pm 3.0^\circ\text{C}$  (max)
- Remote Diode Temp Accuracy (includes quantization error)
  - $T_A=30^\circ\text{C}$ ,  $T_D=80^\circ\text{C}$ ,  $\pm 0.75^\circ\text{C}$  (max)
  - $T_A=30^\circ\text{C}$  to  $50^\circ\text{C}$ ,  $T_D=60^\circ\text{C}$  to  $100^\circ\text{C}$ ,  $\pm 1.0^\circ\text{C}$  (max)
  - $T_A=0^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $T_D=25^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $\pm 3.0^\circ\text{C}$  (max)

## DESCRIPTION

The LM86 is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) serial interface. The LM86 accurately measures its own temperature as well as the temperature of an external device, such as processor thermal diode or diode connected transistor such as the 2N3904. The temperature of any ASIC can be accurately determined using the LM86 as long as a dedicated diode (semiconductor junction) is available on the target die. The LM86 remote sensor accuracy of  $\pm 0.75^\circ\text{C}$  is factory trimmed for the 1.008 typical nonideality factor of the mobile Pentium™ III thermal diode. The LM86 has an Offset register to allow measuring other diodes without requiring continuous software management. Contact [hardware.monitor.team@nsc.com](mailto:hardware.monitor.team@nsc.com) to obtain the latest data for new processors.

Activation of the  $\overline{ALERT}$  output occurs when any temperature goes outside a preprogrammed window set by the HIGH and LOW temperature limit registers or exceeds the  $\overline{T\_CRIT}$  temperature limit. Activation of the  $\overline{T\_CRIT\_A}$  occurs when any temperature exceeds the  $\overline{T\_CRIT}$  programmed limit. The LM86 is pin and register compatible with the the Analog Devices ADM1032 and Maxim MAX6657/8.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Pentium is a trademark of Intel Corporation..


All other trademarks are the property of their respective owners.

### Simplified Block Diagram



### Connection Diagram


VSSOP-8 or SOIC-8 (TOP VIEW)



### Pin Description

Label	Pin No.	Function	Typical Connection
V <sub>DD</sub>	1	Positive Supply Voltage Input	DC Voltage from 3.0 V to 3.6 V
D+	2	Diode Current Source	To Diode Anode. Connected to remote discrete diode connected transistor junction or to the diode connected transistor junction on a remote IC whose die temperature is being sensed.
D-	3	Diode Return Current Sink	To Diode Cathode.
T <sub>CRIT_A</sub>	4	T_CRIT Alarm Output, Open-Drain, Active-Low	Pull-Up Resistor, Controller Interrupt or Power Supply Shutdown Control
GND	5	Power Supply Ground	Ground
ALERT	6	Interrupt Output, Open-Drain, Active-Low	Pull-Up Resistor, Controller Interrupt or Alert Line
SMBData	7	SMBus Bi-Directional Data Line, Open-Drain Output	From and to Controller, Pull-Up Resistor
SMBCLK	8	SMBus Input	From Controller, Pull-Up Resistor

Typical Application



\*Note: 2.2nF Capacitor must be placed as close as possible to D+ and D- pins of the LM86.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)</sup>


Supply Voltage	-0.3 V to 6.0 V	
Voltage at SMBData, SMBCLK, ALERT, T_CRIT_A	-0.5V to 6.0V	
Voltage at Other Pins	-0.3 V to ( $V_{DD} + 0.3$ V)	
D- Input Current	$\pm 1$ mA	
Input Current at All Other Pins <sup>(2)</sup>	$\pm 5$ mA	
Package Input Current <sup>(2)</sup>	30 mA	
SMBData, ALERT, T_CRIT_A Output Sink Current	10 mA	
Storage Temperature	-65°C to +150°C	
Soldering Information, Lead Temperature, SOIC-8 or VSSOP-8 Packages <sup>(3)</sup>	Vapor Phase (60 seconds)	215°C
	Infrared (15 seconds)	220°C
ESD Susceptibility <sup>(4)</sup>	Human Body Model	2000 V
	Machine Model	200 V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.
- (2) When the input voltage ( $V_I$ ) at any pin exceeds the power supplies ( $V_I < GND$  or  $V_I > V_{DD}$ ), the current at that pin should be limited to 5 mA. Parasitic components and or ESD protection circuitry are shown in Table 1 and Figure 1 for the LM86's pins. The nominal breakdown voltage of D3 is 6.5 V. Care should be taken not to forward bias the parasitic diode, D1, present on pins: D+, D-. Doing so by more than 50 mV may corrupt a temperature measurements.
- (3) See the URL "<http://www.national.com/packaging/>" for other recommendations and methods of soldering surface mount devices.
- (4) Human body model, 100pF discharged through a 1.5k $\Omega$  resistor. Machine model, 200pF discharged directly into each pin.

**Table 1. ESD Protection**

Pin Name	PIN	D1	D2	D3	D4	D5	D6	R1	SNP	ESD CLAMP
$V_{DD}$ (V+)	1			x						x
D+	2	x <sup>(1)</sup>	x			x	x	x		x
D-	3	x	x		x	x	x			x
T_CRIT_A	4						x	x	x	
ALERT	6						x	x	x	
SMBData	7						x	x	x	
SMBCLK	8								x	

- (1) An "x" indicates that the diode exists.



**Figure 1. ESD Protection Input Structure**

## Operating Ratings

Operating Temperature Range	0°C to +125°C
Electrical Characteristics Temperature Range	$T_{MIN} \leq T_A \leq T_{MAX}$
LM86	0°C $\leq T_A \leq$ +85°C
Supply Voltage Range ( $V_{DD}$ )	+3.0V to +3.6V

## Temperature-to-Digital Converter Characteristics

Unless otherwise noted, these specifications apply for  $V_{DD} = +3.0V_{dc}$  to 3.6Vdc. **Boldface limits apply for  $T_A = T_J = T_{MIN} \leq T_A \leq T_{MAX}$** ; all other limits  $T_A = T_J = +25^\circ C$ , unless otherwise noted.

Parameter	Test Conditions		Typical	Limits	Unit
			(1)	(2)	(Limit)
Temperature Accuracy Using Local Diode	$T_A = +25^\circ C$ to $+125^\circ C$ , <sup>(3)</sup>		$\pm 1$	<b><math>\pm 3</math></b>	°C (max)
Temperature Accuracy Using Remote Diode of mobile Pentium III with typical nonideality of 1.008. For other processors email hardware.monitor.team@nsc.com to obtain the latest data. ( $T_D$ is the Remote Diode Junction Temperature)	$T_A = +30^\circ C$	$T_D = +80^\circ C$		<b><math>\pm 0.75</math></b>	°C (max)
	$T_A = +30^\circ C$ to $+50^\circ C$	$T_D = +60^\circ C$ to $+100^\circ C$		$\pm 1$	°C (max)
	$T_A = +0^\circ C$ to $+85^\circ C$	$T_D = +25^\circ C$ to $+125^\circ C$		<b><math>\pm 3</math></b>	°C (max)
Remote Diode Measurement Resolution			11		Bits
			0.125		°C
Local Diode Measurement Resolution			8		Bits
			1		°C
Conversion Time of All Temperatures at the Fastest Setting	<sup>(4)</sup>		31.25	<b>34.4</b>	ms (max)
Quiescent Current <sup>(5)</sup>	SMBus Inactive, 16Hz conversion rate		0.8	<b>1.7</b>	mA (max)
	Shutdown		315		$\mu A$
D- Source Voltage			0.7		V
Diode Source Current	(D+ - D-) = + 0.65V; high level		160	<b>315</b>	$\mu A$ (max)
				<b>110</b>	$\mu A$ (min)
	Low level		13	<b>20</b>	$\mu A$ (max)
				<b>7</b>	$\mu A$ (min)
ALERT and T_CRIT_A Output Saturation Voltage	$I_{OUT} = 6.0$ mA			<b>0.4</b>	V (max)
Power-On Reset Threshold	Measure on $V_{DD}$ input, falling edge			<b>2.4</b>	V (max)
				<b>1.8</b>	V (min)
Local and Remote HIGH Default Temperature settings	<sup>(6)</sup>		+70		°C
Local and Remote LOW Default Temperature settings	<sup>(6)</sup>		0		°C
Local and Remote T_CRIT Default Temperature Setting	<sup>(6)</sup>		+85		°C

- (1) Typical values are at  $T_A = 25^\circ C$  and represent most likely parametric norm.
- (2) Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- (3) Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the internal power dissipation of the LM86 and the thermal resistance. See <sup>(1)</sup> for the thermal resistance to be used in the self-heating calculation.
- (4) This specification is provided only to indicate how often temperature data is updated. The LM86 can be read at any time without regard to conversion state (and will yield last conversion result).
- (5) Quiescent current will not increase substantially with an SMBus.
- (6) Default values set at power up.

## Logic Electrical Characteristics

### DIGITAL DC CHARACTERISTICS

Unless otherwise noted, these specifications apply for  $V_{DD}=+3.0$  to  $3.6$  Vdc. **Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$** ; all other limits  $T_A = T_J = +25^\circ\text{C}$ , unless otherwise noted.

Symbol	Parameter	Test Conditions	Typical <sup>(1)</sup>	Limits <sup>(2)</sup>	Unit (Limit)
<b>SMBData, SMBCLK INPUTS</b>					
$V_{IN(1)}$	Logical "1" Input Voltage			<b>2.1</b>	V (min)
$V_{IN(0)}$	Logical "0" Input Voltage			<b>0.8</b>	V (max)
$V_{IN(HYST)}$	SMBData and SMBCLK Digital Input Hysteresis		400		mV
$I_{IN(1)}$	Logical "1" Input Current	$V_{IN} = V_{DD}$	0.005	<b><math>\pm 10</math></b>	$\mu\text{A}$ (max)
$I_{IN(0)}$	Logical "0" Input Current	$V_{IN} = 0$ V	-0.005	<b><math>\pm 10</math></b>	$\mu\text{A}$ (max)
$C_{IN}$	Input Capacitance		5		pF
<b>ALL DIGITAL OUTPUTS</b>					
$I_{OH}$	High Level Output Current	$V_{OH} = V_{DD}$		<b>10</b>	$\mu\text{A}$ (max)
$V_{OL}$	SMBus Low Level Output Voltage	$I_{OL} = 4\text{mA}$ $I_{OL} = 6\text{mA}$		<b>0.4</b> <b>0.6</b>	V (max)

(1) Typical values are at  $T_A = 25^\circ\text{C}$  and represent most likely parametric norm.

(2) Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

### SMBus DIGITAL SWITCHING CHARACTERISTICS

Unless otherwise noted, these specifications apply for  $V_{DD}=+3.0$  Vdc to  $+3.6$  Vdc,  $C_L$  (load capacitance) on output lines =  $80$  pF. **Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$** ; all other limits  $T_A = T_J = +25^\circ\text{C}$ , unless otherwise noted.

The switching characteristics of the LM86 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBData signals related to the LM86. They adhere to but are not necessarily the SMBus bus specifications.

Symbol	Parameter	Test Conditions	Typical <sup>(1)</sup>	Limits <sup>(2)</sup>	Unit (Limit)
$f_{SMB}$	SMBus Clock Frequency			<b>100</b> <b>10</b>	kHz (max) kHz (min)
$t_{LOW}$	SMBus Clock Low Time	from $V_{IN(0)max}$ to $V_{IN(0)max}$		<b>4.7</b> <b>25</b>	$\mu\text{s}$ (min) ms (max)
$t_{HIGH}$	SMBus Clock High Time	from $V_{IN(1)min}$ to $V_{IN(1)min}$		<b>4.0</b>	$\mu\text{s}$ (min)
$t_{R,SMB}$	SMBus Rise Time	<sup>(3)</sup>	1		$\mu\text{s}$ (max)
$t_{F,SMB}$	SMBus Fall Time	<sup>(4)</sup>	0.3		$\mu\text{s}$ (max)
$t_{OF}$	Output Fall Time	$C_L = 400\text{pF}$ , $I_O = 3\text{mA}$ <sup>(4)</sup>		<b>250</b>	ns (max)
$t_{TIMEOUT}$	SMBData and SMBCLK Time Low for Reset of Serial Interface <sup>(5)</sup>			<b>25</b> <b>35</b>	ms (min) ms (max)
$t_{SU;DAT}$	Data In Setup Time to SMBCLK High			<b>250</b>	ns (min)
$t_{HD;DAT}$	Data Out Stable after SMBCLK Low			<b>300</b> <b>900</b>	ns (min) ns (max)
$t_{HD;STA}$	Start Condition SMBData Low to SMBCLK Low (Start condition hold before the first clock falling edge)			<b>100</b>	ns (min)
$t_{SU;STO}$	Stop Condition SMBCLK High to SMBData Low (Stop Condition Setup)			<b>100</b>	ns (min)

(1) Typical values are at  $T_A = 25^\circ\text{C}$  and represent most likely parametric norm.

(2) Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

(3) The output rise time is measured from  $(V_{IN(0)max} + 0.15\text{V})$  to  $(V_{IN(1)min} - 0.15\text{V})$ .

(4) The output fall time is measured from  $(V_{IN(1)min} - 0.15\text{V})$  to  $(V_{IN(1)min} + 0.15\text{V})$ .

(5) Holding the SMBData and/or SMBCLK lines Low for a time interval greater than  $t_{TIMEOUT}$  will reset the LM86's SMBus state machine, therefore setting SMBData and SMBCLK pins to a high impedance state.

### SMBus DIGITAL SWITCHING CHARACTERISTICS (continued)

Unless otherwise noted, these specifications apply for  $V_{DD}=+3.0$  Vdc to  $+3.6$  Vdc,  $C_L$  (load capacitance) on output lines = 80 pF. **Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$** ; all other limits  $T_A = T_J = +25^\circ\text{C}$ , unless otherwise noted.

The switching characteristics of the LM86 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBData signals related to the LM86. They adhere to but are not necessarily the SMBus bus specifications.

Symbol	Parameter	Test Conditions	Typical <sup>(1)</sup>	Limits <sup>(2)</sup>	Unit (Limit)
$t_{SU,STA}$	SMBus Repeated Start-Condition Setup Time, SMBCLK High to SMBData Low			<b>0.6</b>	$\mu\text{s}$ (min)
$t_{BUF}$	SMBus Free Time Between Stop and Start Conditions			<b>1.3</b>	$\mu\text{s}$ (min)




Figure 2. SMBus Communication

## FUNCTIONAL DESCRIPTION


The LM86 temperature sensor incorporates a delta  $V_{BE}$  based temperature sensor using a Local or Remote diode and a 10-bit plus sign ADC (Delta-Sigma Analog-to-Digital Converter). The LM86 is compatible with the serial SMBus version 2.0 two-wire interface. Digital comparators compare the measured Local Temperature (LT) to the Local High (LHS), Local Low (LLS) and Local T\_CRIT (LCS) user-programmable temperature limit registers. The measured Remote Temperature (RT) is digitally compared to the Remote High (RHS), Remote Low (RLS) and Remote T\_CRIT (RCS) user-programmable temperature limit registers. Activation of the  $\overline{\text{ALERT}}$  output indicates that a comparison is greater than the limit preset in a T\_CRIT or HIGH limit register or less than the limit preset in a LOW limit register. The  $\overline{\text{T\_CRIT\_A}}$  output responds as a true comparator with built in hysteresis. The hysteresis is set by the value placed in the Hysteresis register (TH). Activation of T\_CRIT\_A occurs when the temperature is above the T\_CRIT setpoint.  $\overline{\text{T\_CRIT\_A}}$  remains activated until the temperature goes below the setpoint calculated by  $\text{T\_CRIT} - \text{TH}$ . The hysteresis register impacts both the remote temperature and local temperature readings.

The LM86 may be placed in a low power consumption (Shutdown) mode by setting the  $\overline{\text{RUN/STOP}}$  bit found in the Configuration register. In the Shutdown mode, the LM86's SMBus interface remains while all circuitry not required is turned off.

The Local temperature reading and setpoint data registers are 8-bits wide. The format of the 11-bit remote temperature data is a 16-bit left justified word. Two 8-bit registers, high and low bytes, are provided for each setpoint as well as the temperature reading. Two offset registers (RTOLB and RTOHB) can be used to compensate for nonideality error. The remote temperature reading reported is adjusted by subtracting from or adding to the actual temperature reading the value placed in the offset registers.

## CONVERSION SEQUENCE

The LM86 takes approximately 31.25 ms to convert the Local Temperature (LT), Remote Temperature (RT), and to update all of its registers. Only during the conversion process the busy bit (D7) in the Status register (02h) is high. These conversions are addressed in a round robin sequence. The conversion rate may be modified by the Conversion Rate Register (04h). When the conversion rate is modified a delay is inserted between conversions, the actual conversion time remains at 31.25ms. Different conversion rates will cause the LM86 to draw different amounts of supply current as shown in [Figure 3](#).



**Figure 3. Conversion Rate Effect on Power Supply Current**

## THE $\overline{\text{ALERT}}$ OUTPUT

The LM86's  $\overline{\text{ALERT}}$  pin is an active-low open-drain output that is triggered by a temperature conversion that is outside the limits defined by the temperature setpoint registers. Reset of the  $\overline{\text{ALERT}}$  output is dependent upon the selected method of use. The LM86's  $\overline{\text{ALERT}}$  pin is versatile and will accommodate three different methods of use to best serve the system designer: as a temperature comparator, as a temperature based interrupt flag, and as part of an SMBus ALERT system. The three methods of use are further described below. The ALERT and interrupt methods are different only in how the user interacts with the LM86.



Each temperature reading (LT and RT) is associated with a T\_CRIT setpoint register (LCS, RCS), a HIGH setpoint register (LHS and RHS) and a LOW setpoint register (LLS and RLS). At the end of every temperature reading, a digital comparison determines whether that reading is above its HIGH or T\_CRIT setpoint or below its LOW setpoint. If so, the corresponding bit in the STATUS REGISTER is set. If the ALERT mask bit is not high, any bit set in the STATUS REGISTER, with the exception of Busy (D7) and OPEN (D2), will cause the ALERT output to be pulled low. Any temperature conversion that is out of the limits defined by the temperature setpoint registers will trigger an ALERT. Additionally, the ALERT mask bit in the Configuration register must be cleared to trigger an ALERT in all modes.

### ALERT Output as a Temperature Comparator

When the LM86 is implemented in a system in which it is not serviced by an interrupt routine, the  $\overline{\text{ALERT}}$  output could be used as a temperature comparator. Under this method of use, once the condition that triggered the  $\overline{\text{ALERT}}$  to go low is no longer present, the  $\overline{\text{ALERT}}$  is de-asserted (Figure 4). For example, if the  $\overline{\text{ALERT}}$  output was activated by the comparison of  $\text{LT} > \text{LHS}$ , when this condition is no longer true the  $\overline{\text{ALERT}}$  will return HIGH. This mode allows operation without software intervention, once all registers are configured during set-up. In order for the  $\overline{\text{ALERT}}$  to be used as a temperature comparator, bit D0 (the ALERT configure bit) in the FILTER and ALERT CONFIGURE REGISTER (xBF) must be set high. This is not the power on default state.





Figure 4.  $\overline{\text{ALERT}}$  Comparator Temperature Response Diagram

### ALERT Output as an Interrupt

The LM86's  $\overline{\text{ALERT}}$  output can be implemented as a simple interrupt signal when it is used to trigger an interrupt service routine. In such systems it is undesirable for the interrupt flag to repeatedly trigger during or before the interrupt service routine has been completed. Under this method of operation, during a read of the STATUS REGISTER the LM86 will set the ALERT mask bit (D7 of the Configuration register) if any bit in the STATUS REGISTER is set, with the exception of Busy (D7) and OPEN (D2). This prevents further  $\overline{\text{ALERT}}$  triggering until the master has reset the ALERT mask bit, at the end of the interrupt service routine. The STATUS REGISTER bits are cleared only upon a read command from the master (see Figure 5) and will be re-asserted at the end of the next conversion if the triggering condition(s) persist(s). In order for the  $\overline{\text{ALERT}}$  to be used as a dedicated interrupt signal, bit D0 (the  $\overline{\text{ALERT}}$  configure bit) in the FILTER and ALERT CONFIGURE REGISTER (xBF) must be set low. This is the power on default state.

The following sequence describes the response of a system that uses the  $\overline{\text{ALERT}}$  output pin as an interrupt flag:

1. Master Senses  $\overline{\text{ALERT}}$  low
2. Master reads the LM86 STATUS REGISTER to determine what caused the  $\overline{\text{ALERT}}$
3. LM86 clears STATUS REGISTER, resets the  $\overline{\text{ALERT}}$  HIGH and sets the ALERT mask bit (D7 in the Configuration register).
4. Master attends to conditions that caused the  $\overline{\text{ALERT}}$  to be triggered. The fan is started, setpoint limits are adjusted, etc.
5. Master resets the  $\overline{\text{ALERT}}$  mask (D7 in the Configuration register).



**Figure 5.  $\overline{\text{ALERT}}$  Output as an Interrupt Temperature Response Diagram**

### **$\overline{\text{ALERT}}$ Output as an SMBus ALERT**

When the  $\overline{\text{ALERT}}$  output is connected to one or more  $\overline{\text{ALERT}}$  outputs of other SMBus compatible devices and to a master, an SMBus alert line is created. Under this implementation, the LM86's  $\overline{\text{ALERT}}$  should be operated using the ARA (Alert Response Address) protocol. The SMBus 2.0 ARA protocol, defined in the SMBus specification 2.0, is a procedure designed to assist the master in resolving which part generated an interrupt and service that interrupt while impeding system operation as little as possible.

The SMBus alert line is connected to the open-drain ports of all devices on the bus thereby AND'ing them together. The ARA is a method by which with one command the SMBus master may identify which part is pulling the SMBus alert line LOW and prevent it from pulling it LOW again for the same triggering condition. When an ARA command is received by all devices on the bus, the devices pulling the SMBus alert line LOW, first, send their address to the master and second, release the SMBus alert line after recognizing a successful transmission of their address.

The SMBus 1.1 and 2.0 specification state that in response to an ARA (Alert Response Address) "after acknowledging the slave address the device must disengage its  $\overline{\text{SMBALERT}}$  pulldown". Furthermore, "if the host still sees  $\overline{\text{SMBALERT}}$  low when the message transfer is complete, it knows to read the ARA again". This SMBus "disengaging of  $\overline{\text{SMBALERT}}$ " requirement prevents locking up the SMBus alert line. Competitive parts may address this "disengaging of  $\overline{\text{SMBALERT}}$ " requirement differently than the LM86 or not at all. SMBus systems that implement the ARA protocol as suggested for the LM86 will be fully compatible with all competitive parts.

The LM86 fulfills "disengaging of  $\overline{\text{SMBALERT}}$ " by setting the ALERT mask bit (bit D7 in the Configuration register, at address 09h) after successfully sending out its address in response to an ARA and releasing the  $\overline{\text{ALERT}}$  output pin. Once the ALERT mask bit is activated, the  $\overline{\text{ALERT}}$  output pin will be disabled until enabled by software. In order to enable the  $\overline{\text{ALERT}}$  the master must read the STATUS REGISTER, at address 02h, during the interrupt service routine and then reset the ALERT mask bit in the Configuration register to 0 at the end of the interrupt service routine.

The following sequence describes the ARA response protocol.

1. Master Senses SMBus alert line low
2. Master sends a START followed by the Alert Response Address (ARA) with a Read Command.
3. Alerting Device(s) send ACK.
4. Alerting Device(s) send their Address. While transmitting their address, alerting devices sense whether their address has been transmitted correctly. (The LM86 will reset its  $\overline{\text{ALERT}}$  output and set the ALERT mask bit once its complete address has been transmitted successfully.)
5. Master/slave NoACK
6. Master sends STOP
7. Master attends to conditions that caused the  $\overline{\text{ALERT}}$  to be triggered. The STATUS REGISTER is read and fan started, setpoint limits adjusted, etc.
8. Master resets the ALERT mask (D7 in the Configuration register).

The ARA, 000 1100, is a general call address. No device should ever be assigned this address.

Bit D0 (the  $\overline{\text{ALERT}}$  configure bit) in the FILTER and ALERT CONFIGURE REGISTER (xBF) must be set low in order for the LM86 to respond to the ARA command.

The  $\overline{\text{ALERT}}$  output can be disabled by setting the  $\overline{\text{ALERT}}$  mask bit, D7, of the Configuration register. The power on default is to have the ALERT mask bit and the  $\overline{\text{ALERT}}$  configure bit low.





Figure 6.  $\overline{\text{ALERT}}$  Output as an SMBus ALERT Temperature Response Diagram

### $\overline{\text{T\_CRIT\_A}}$ OUTPUT and T\_CRIT LIMIT

$\overline{\text{T\_CRIT\_A}}$  is activated when any temperature reading is greater than the limit preset in the critical temperature setpoint register (T\_CRIT), as shown in Figure 7. The Status Register can be read to determine which event caused the alarm. A bit in the Status Register is set high to indicate which temperature reading exceeded the T\_CRIT setpoint temperature and caused the alarm, see STATUS REGISTER (SR).

Local and remote temperature diodes are sampled in sequence by the A/D converter. The  $\overline{\text{T\_CRIT\_A}}$  output and the Status Register flags are updated after every Local and Remote temperature conversion.  $\overline{\text{T\_CRIT\_A}}$  follows the state of the comparison, it is reset when the temperature falls below the setpoint RCS-TH. The Status Register flags are reset only after the Status Register is read and if a temperature conversion(s) is/are below the T\_CRIT setpoint, as shown in . Figure 7



\* Note: Status Register Bits are reset by a read of Status Register.

Figure 7.  $\overline{\text{T\_CRIT\_A}}$  Temperature Response Diagram

### POWER ON RESET DEFAULT STATES

LM86 always powers up to these known default states. The LM86 remains in these states until after the first conversion.

1. Command Register set to 00h
2. Local Temperature set to 0°C
3. Remote Diode Temperature set to 0°C until the end of the first conversion.

4. Status Register set to 00h.
5. Configuration register set to 00h;  $\overline{\text{ALERT}}$  enabled, Remote T\_CRIT alarm enabled and Local T\_CRIT alarm enabled
6. 85°C Local and Remote T\_CRIT temperature setpoints
7. 70°C Local and Remote HIGH temperature setpoints
8. 0°C Local and Remote LOW temperature setpoints
9. Filter and Alert Configure Register set to 00h; filter disabled,  $\overline{\text{ALERT}}$  output set as an SMBus ALERT
10. Conversion Rate Register set to 8h; conversion rate set to 16 conv./sec.

## SMBus INTERFACE

The LM86 operates as a slave on the SMBus, so the SMBCLK line is an input and the SMBData line is bi-directional. The LM86 never drives the SMBCLK line and it does not support clock stretching. According to SMBus specifications, the LM86 has a 7-bit slave address. All bits A6 through A0 are internally programmed and can not be changed by software or hardware.

The complete slave address is:

A6	A5	A4	A3	A2	A1	A0
1	0	0	1	1	0	0

## TEMPERATURE DATA FORMAT

Temperature data can only be read from the Local and Remote Temperature registers; the setpoint registers (T\_CRIT, LOW, HIGH) are read/write.

Remote temperature data is represented by an 11-bit, two's complement word with an LSB (Least Significant Bit) equal to 0.125°C. The data format is a left justified 16-bit word available in two 8-bit registers:

Temperature	Digital Output	
	Binary	Hex
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.125°C	0000 0000 0010 0000	0020h
0°C	0000 0000 0000 0000	0000h
-0.125°C	1111 1111 1110 0000	FFE0h
-1°C	1111 1111 0000 0000	FF00h
-25°C	1110 0111 0000 0000	E700h
-55°C	1100 1001 0000 0000	C900h

Local Temperature data is represented by an 8-bit, two's complement byte with an LSB (Least Significant Bit) equal to 1°C:

Temperature	Digital Output	
	Binary	Hex
+125°C	0111 1101	7Dh
+25°C	0001 1001	19h
+1°C	0000 0001	01h
0°C	0000 0000	00h
-1°C	1111 1111	FFh
-25°C	1110 0111	E7h
-55°C	1100 1001	C9h

## OPEN-DRAIN OUTPUTS

The SMBData,  $\overline{\text{ALERT}}$  and  $\overline{\text{T\_CRIT\_A}}$  outputs are open-drain outputs and do not have internal pull-ups. A “high” level will not be observed on these pins until pull-up current is provided by some external source, typically a pull-up resistor. Choice of resistor value depends on many system factors but, in general, the pull-up resistor should be as large as possible. This will minimize any internal temperature reading errors due to internal heating of the LM86. The maximum resistance of the pull-up to provide a 2.1V high level, based on LM86 specification for High Level Output Current with the supply voltage at 3.0V, is 82k $\Omega$ (5%) or 88.7k $\Omega$ (1%).

## DIODE FAULT DETECTION

The LM86 is equipped with operational circuitry designed to detect fault conditions concerning the remote diode. In the event that the D+ pin is detected as shorted to  $V_{DD}$  or floating, the Remote Temperature High Byte (RTHB) register is loaded with +127°C, the Remote Temperature Low Byte (RTLB) register is loaded with 0, and the OPEN bit (D2) in the status register is set. As a result, if the Remote T\_CRIT setpoint register (RCS) is set to a value less than +127°C the  $\overline{\text{ALERT}}$  and T\_Crit output pins will be pulled low, if the Alert Mask and T\_Crit Mask are disabled. If the Remote HIGH Setpoint High Byte Register (RHSB) is set to a value less than +127°C then  $\overline{\text{ALERT}}$  will be pulled low, if the Alert Mask is disabled. The OPEN bit itself will not trigger and ALERT.

In the event that the D+ pin is shorted to ground or D–, the Remote Temperature High Byte (RTHB) register is loaded with –128°C (1000 0000) and the OPEN bit (D2) in the status register will not be set. Since operating the LM86 at –128°C is beyond its operational limits, this temperature reading represents this shorted fault condition. If the value in the Remote Low Setpoint High Byte Register (RLSHB) is more than –128°C and the Alert Mask is disabled,  $\overline{\text{ALERT}}$  will be pulled low.

Remote diode temperature sensors that have been previously released and are competitive with the LM86 output a code of 0°C if the external diode is short-circuited. This change is an improvement that allows a reading of 0°C to be truly interpreted as a genuine 0°C reading and not a fault condition.

## COMMUNICATING WITH THE LM86

The data registers in the LM86 are selected by the Command Register. At power-up the Command Register is set to “00”, the location for the Read Local Temperature Register. The Command Register latches the last location it was set to. Each data register in the LM86 falls into one of four types of user accessibility:

1. Read only
2. Write only
3. Read/Write same address
4. Read/Write different address

A **Write** to the LM86 will always include the address byte and the command byte. A write to any register requires one data byte.

**Reading** the LM86 can take place either of two ways:

1. If the location latched in the Command Register is correct (most of the time it is expected that the Command Register will point to one of the Read Temperature Registers because that will be the data most frequently read from the LM86), then the read can simply consist of an address byte, followed by retrieving the data byte.
2. If the Command Register needs to be set, then an address byte, command byte, repeat start, and another address byte will accomplish a read.

The data byte has the most significant bit first. At the end of a read, the LM86 can accept either acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte). It takes the LM86 31.25ms to measure the temperature of the remote diode and internal diode. When retrieving all 10 bits from a previous remote diode temperature measurement, the master must insure that all 10 bits are from the same temperature conversion. This may be achieved by using one-shot mode or by setting the conversion rate and monitoring the busy bit such that no conversion occurs in between reading the MSB and LSB of the last temperature conversion.

## SMBus Timing Diagrams




Figure 8. (a) Serial Bus Write to the internal Command Register followed by a the Data Byte




Figure 9. (b) Serial Bus Write to the Internal Command Register




Figure 10. (c) Serial Bus Read from a Register with the Internal Command Register preset to desired value

## SERIAL INTERFACE RESET

In the event that the SMBus Master is RESET while the LM86 is transmitting on the SMBData line, the LM86 must be returned to a known state in the communication protocol. This may be done in one of two ways:

1. When SMBData is LOW, the LM86 SMBus state machine resets to the SMBus idle state if either SMBData or SMBCLK are held low for more than 35ms ( $t_{TIMEOUT}$ ). Note that according to SMBus specification 2.0 all devices are to timeout when either the SMBCLK or SMBData lines are held low for 25-35ms. Therefore, to insure a timeout of all devices on the bus the SMBCLK or SMBData lines must be held low for at least 35ms.
2. When SMBData is HIGH, have the master initiate an SMBus start. The LM86 will respond properly to an SMBus start condition at any point during the communication. After the start the LM86 will expect an SMBus address byte.

## DIGITAL FILTER

In order to suppress erroneous remote temperature readings due to noise, the LM86 incorporates a user-configured digital filter. The filter is accessed in the FILTER and ALERT CONFIGURE REGISTER at BFh. The filter can be set according to the following table.

D2	D1	Filter
0	0	No Filter
0	1	Level 1
1	0	Level 1
1	1	Level 2

Level 2 sets maximum filtering.

Figure 12 depict the filter output to in response to a step input and an impulse input. Figure 13 depicts the digital filter in use in a Pentium 4 processor system. Note that the two curves, with filter and without, have been purposely offset so that both responses can be clearly seen. Inserting the filter does not induce an offset as shown.




Figure 11. Filter Output Response to a Step Input  
a) Step Response





Figure 12. Filter Output Response to a Step Input  
b) Impulse Response




A. The filter on and off curves were purposely offset to better show noise performance.

Figure 13. Digital Filter Response in a Pentium 4 processor System

## Fault Queue

In order to suppress erroneous ALERT or T\_CRIT triggering the LM86 incorporates a Fault Queue. The Fault Queue acts to insure a remote temperature measurement is genuinely beyond a HIGH, LOW or T\_CRIT setpoint by not triggering until three consecutive out of limit measurements have been made, see [Figure 14](#). The fault queue defaults off upon power-up and may be activated by setting bit D0 in the Configuration register (09h) to "1".



**Figure 14. Fault Queue Temperature Response Diagram**

## One-Shot Register

The One-Shot register is used to initiate a single conversion and comparison cycle when the device is in standby mode, after which the device returns to standby. This is not a data register and it is the write operation that causes the one-shot conversion. The data written to this address is irrelevant and is not stored. A zero will always be read from this register.



## LM86 REGISTERS

### COMMAND REGISTER

Selects which registers will be read from or written to. Data for this register should be transmitted during the Command Byte of the SMBus write communication.

P7	P6	P5	P4	P3	P2	P1	P0
Command Select							

P0-P7: Command Select

Command Select Address		Power On Default State		Register Name	Register Function
Read Address <P7:P0> hex	Write Address <P7:P0> hex	<D7:D0> binary	<D7:D0> decimal		
00h	NA	0000 0000	0	LT	Local Temperature
01h	NA	0000 0000	0	RTHB	Remote Temperature High Byte
02h	NA	0000 0000	0	SR	Status Register
03h	09h	0000 0000	0	C	Configuration
04h	0Ah	0000 1000	8 (16 conv./sec)	CR	Conversion Rate
05h	0Bh	0100 0110	70	LHS	Local HIGH Setpoint
06h	0Ch	0000 0000	0	LLS	Local LOW Setpoint
07h	0Dh	0100 0110	70	RHSHB	Remote HIGH Setpoint High Byte
08h	0Eh	0000 0000	0	RLSHB	Remote LOW Setpoint High Byte
NA	0Fh			One Shot	Writing to this register will initiate a one shot conversion
10h	NA	0000 0000	0	RTLB	Remote Temperature Low Byte
11h	11h	0000 0000	0	RTOHB	Remote Temperature Offset High Byte
12h	12h	0000 0000	0	RTOLB	Remote Temperature Offset Low Byte
13h	13h	0000 0000	0	RHSLB	Remote HIGH Setpoint Low Byte
14h	14h	0000 0000	0	RLSLB	Remote LOW Setpoint Low Byte
19h	19h	0101 0101	85	RCS	Remote T_CRIT Setpoint
20h	20h	0101 0101	85	LCS	Local T_CRIT Setpoint
21h	21h	0000 1010	10	TH	T_CRIT Hysteresis
B0h-BEh	B0h-BEh				Manufacturers Test Registers
BFh	BFh	0000 0000	0	RDTF	Remote Diode Temperature Filter
FEh	NA	0000 0001	1	RMID	Read Manufacturer's ID
FFh	NA	0001 0001	17	RDR	Read Stepping or Die Revision Code

### LOCAL and REMOTE TEMPERATURE REGISTERS (LT, RTHB, RTLB)

**Table 2. LOCAL and REMOTE TEMPERATURE REGISTERS (LT, RTHB) (Read Only Address 00h, 01h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

For LT and RTHB D7–D0: Temperature Data. LSB = 1°C. Two's complement format.

**Table 3. LOCAL and REMOTE TEMPERATURE REGISTERS (RTLB) (Read Only Address 10h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

For RTL B D7–D5: Temperature Data. LSB = 0.125°C. Two's complement format.

The maximum value available from the Local Temperature register is 127; the minimum value available from the Local Temperature register is -128. The maximum value available from the Remote Temperature register is 127.875; the minimum value available from the Remote Temperature registers is -128.875.

## STATUS REGISTER (SR)

**Table 4. STATUS REGISTER (SR) (Read Only Address 02h):**

D7	D6	D5	D4	D3	D2	D1	D0
Busy	LHIGH	LLOW	RHIGH	RLOW	OPEN	RCRIT	LCRIT

Power up default is with all bits “0” (zero).

D0: LCRIT: When set to “1” indicates a Local Critical Temperature alarm.

D1: RCRIT: When set to “1” indicates a Remote Diode Critical Temperature alarm.

D2: OPEN: When set to “1” indicates a Remote Diode disconnect.

D3: RLOW: When set to “1” indicates a Remote Diode LOW Temperature alarm

D4: RHIGH: When set to “1” indicates a Remote Diode HIGH Temperature alarm.

D5: LLOW: When set to “1” indicates a Local LOW Temperature alarm.

D6: LHIGH: When set to “1” indicates a Local HIGH Temperature alarm.

D7: Busy: When set to “1” ADC is busy converting.

## CONFIGURATION REGISTER

**Table 5. CONFIGURATION REGISTER (Read Address 03h /Write Address 09h):**

D7	D6	D5	D4	D3	D2	D1	D0
$\overline{\text{ALERT}}$ mask	$\overline{\text{RUN/STOP}}$	0	$\overline{\text{Remote T\_CRIT\_A}}$ mask	0	$\overline{\text{Local T\_CRIT\_A}}$ mask	0	Fault Queue

Power up default is with all bits “0” (zero)

D7:  $\overline{\text{ALERT}}$  mask: When set to “1”  $\overline{\text{ALERT}}$  interrupts are masked.

D6:  $\overline{\text{RUN/STOP}}$ : When set to “1” SHUTDOWN is enabled.

D5: is not defined and defaults to “0”.

D4: Remote  $\overline{\text{T\_CRIT\_A}}$  mask: When set to “1” a diode temperature reading that exceeds T\_CRIT setpoint will not activate the  $\overline{\text{T\_CRIT\_A}}$  pin.

D3: is not defined and defaults to “0”.

D2: Local  $\overline{\text{T\_CRIT\_A}}$  mask: When set to “1” a Local temperature reading that exceeds T\_CRIT setpoint will not activate the  $\overline{\text{T\_CRIT\_A}}$  pin.

D1: is not defined and defaults to “0”.

D0: Fault Queue: when set to “1” three consecutive remote temperature measurements outside the HIGH, LOW, or T\_CRIT setpoints will trigger an “Outside Limit” condition resulting in setting of status bits and associated output pins..

## CONVERSION RATE REGISTER

**Table 6. CONVERSION RATE REGISTER (Read Address 04h /Write Address 0Ah)**

Value	Conversion Rate
00	62.5 mHz
01	125 mHz
02	250 mHz
03	500 mHz
04	1 Hz
05	2 Hz
06	4 Hz
07	8 Hz
08	16 Hz
09	32 Hz
10-255	Undefined

## LOCAL and REMOTE HIGH SETPOINT REGISTERS (LHS, RHSB, and RSLB)

**Table 7. LOCAL and REMOTE HIGH SETPOINT REGISTERS (LHS, RHSB) (Read Address 05h, 07h /Write Address 0Bh, 0Dh):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

For LHS and RHSB: HIGH setpoint temperature data. Power up default is LHIGH = RHIGH = 70°C. 1LSB = 1°C. Two's complement format.

**Table 8. LOCAL and REMOTE HIGH SETPOINT REGISTERS (RSLB) (Read/Write Address 13h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

For RSLB: Remote HIGH Setpoint Low Byte temperature data. Power up default is 0°C. 1LSB = 0.125°C. Two's complement format.

## LOCAL and REMOTE LOW SETPOINT REGISTERS (LLS, RLSB, and RLSL)

**Table 9. LOCAL and REMOTE LOW SETPOINT REGISTERS (LLS, RLSB) (Read Address 06h, 08h, /Write Address 0Ch, 0Eh):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

For LLS and RLSB: HIGH setpoint temperature data. Power up default is LHIGH = RHIGH = 0°C. 1LSB = 1°C. Two's complement format.

**Table 10. LOCAL and REMOTE LOW SETPOINT REGISTERS (RLSL) (Read/Write Address 14h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

For RLSL: Remote HIGH Setpoint Low Byte temperature data. Power up default is 0°C. 1LSB = 0.125°C. Two's complement format.

## REMOTE TEMPERATURE OFFSET REGISTERS (RTOHB and RTOLB)

**Table 11. REMOTE TEMPERATURE OFFSET REGISTERS (RTOHB) (Read/Write Address 11h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

For RTOHB: Remote Temperature Offset High Byte. Power up default is LHIGH = RHIGH = 0°C. 1LSB = 1°C. Two's complement format.

**Table 12. REMOTE TEMPERATURE OFFSET REGISTERS (RTOLB) (Read/Write Address 12h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

For RTOLB: Remote Temperature Offset High Byte. Power up default is 0°C. 1LSB = 0.125°C. Two's complement format.

The offset value written to these registers will automatically be added to or subtracted from the remote temperature measurement that will be reported in the Remote Temperature registers.

## LOCAL and REMOTE T\_CRIT REGISTERS (RCS and LCS)

**Table 13. LOCAL and REMOTE T\_CRIT REGISTERS (RCS and LCS) (Read/Write Address 20h, 19h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

D7–D0: T\_CRIT setpoint temperature data. Power up default is T\_CRIT = 85°C. 1 LSB = 1°C, two's complement format.

## T\_CRIT HYSTERESIS REGISTER (TH)

**Table 14. T\_CRIT HYSTERESIS REGISTER (TH) (Read and Write Address 21h):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value				16	8	4	2	1

D7–D0: T\_CRIT Hysteresis temperature. Power up default is TH = 10°C. 1 LSB = 1°C, maximum value = 31.

## FILTER and ALERT CONFIGURE REGISTER

**Table 15. FILTER and ALERT CONFIGURE REGISTER (Read and Write Address BFh):**

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0	0	0	0	0	Filter Level		ALERT Configure

D7–D3: is not defined defaults to "0".

D2–D1: input filter setting as defined the table below:

D2	D1	Filter Level
0	0	No Filter
0	1	Level 1
1	0	Level 1
1	1	Level 2

Level 2 sets maximum filtering.

D0: when set to "1" comparator mode is enabled.

### **MANUFACTURERS ID REGISTER**

(Read Address FEh) Default value 01h.


### **DIE REVISION CODE REGISTER**

(Read Address FFh) Default value 11hexadecimal or 17 decimal. This register will increment by 1 every time there is a revision to the die by National Semiconductor.

## APPLICATION HINTS

The LM86 can be applied easily in the same way as other integrated-circuit temperature sensors, and its remote diode sensing capability allows it to be used in new ways as well. It can be soldered to a printed circuit board, and because the path of best thermal conductivity is between the die and the pins, its temperature will effectively be that of the printed circuit board lands and traces soldered to the LM86's pins. This presumes that the ambient air temperature is almost the same as the surface temperature of the printed circuit board; if the air temperature is much higher or lower than the surface temperature, the actual temperature of the of the LM86 die will be at an intermediate temperature between the surface and air temperatures. Again, the primary thermal conduction path is through the leads, so the circuit board temperature will contribute to the die temperature much more strongly than will the air temperature.

To measure temperature external to the LM86's die, use a remote diode. This diode can be located on the die of a target IC, allowing measurement of the IC's temperature, independent of the LM86's temperature. The LM86 has been optimized to measure the remote diode of a Pentium III processor as shown in Figure 15. A discrete diode can also be used to sense the temperature of external objects or ambient air. Remember that a discrete diode's temperature will be affected, and often dominated, by the temperature of its leads.



**Figure 15. Mobile Pentium III or 3904 Temperature vs LM86 Temperature Reading**

Most silicon diodes do not lend themselves well to this application. It is recommended that a 2N3904 transistor base emitter junction be used with the collector tied to the base.

A diode connected 2N3904 approximates the junction available on a Pentium III microprocessor for temperature measurement. Therefore, the LM86 can sense the temperature of this diode effectively.

## DIODE NONIDEALITY

### Diode Nonideality Factor Effect on Accuracy

When a transistor is connected as a diode, the following relationship holds for variables  $V_{BE}$ ,  $T$  and  $I_f$ :

$$I_f = I_S \left[ e^{\frac{V_{be}}{\eta V_t}} - 1 \right] \quad (1)$$

where:

$$V_t = \frac{kT}{q} \quad (2)$$

- $q = 1.6 \times 10^{-19}$  Coulombs (the electron charge),
- $T$  = Absolute Temperature in Kelvin
- $k = 1.38 \times 10^{-23}$  joules/K (Boltzmann's constant),
- $\eta$  is the nonideality factor of the process the diode is manufactured on,
- $I_S$  = Saturation Current and is process dependent,
- $I_f$  = Forward Current through the base emitter junction
- $V_{BE}$  = Base Emitter Voltage drop

In the active region, the -1 term is negligible and may be eliminated, yielding the following equation

$$I_F = I_S \left[ e^{\frac{V_{be}}{\eta V_t}} \right] \tag{3}$$

In the above equation,  $\eta$  and  $I_S$  are dependant upon the process that was used in the fabrication of the particular diode. By forcing two currents with a very controlled ration (N) and measuring the resulting voltage difference, it is possible to eliminate the  $I_S$  term. Solving for the forward voltage difference yields the relationship:

$$V_{be} = \eta \frac{kT}{q} \ln(N) \tag{4}$$

The nonideality factor,  $\eta$ , is the only other parameter not accounted for and depends on the diode that is used for measurement. Since  $\Delta V_{BE}$  is proportional to both  $\eta$  and T, the variations in  $\eta$  cannot be distinguished from variations in temperature. Since the nonideality factor is not controlled by the temperature sensor, it will directly add to the inaccuracy of the sensor. For the Pentium III Intel specifies a  $\pm 1\%$  variation in  $\eta$  from part to part. As an example, assume a temperature sensor has an accuracy specification of  $\pm 1^\circ\text{C}$  at room temperature of  $25^\circ\text{C}$  and the process used to manufacture the diode has a nonideality variation of  $\pm 1\%$ . The resulting accuracy of the temperature sensor at room temperature will be:

$$T_{ACC} = \pm 1^\circ\text{C} + (\pm 1\% \text{ of } 298^\circ\text{K}) = \pm 4^\circ\text{C} \tag{5}$$

The additional inaccuracy in the temperature measurement caused by  $\eta$ , can be eliminated if each temperature sensor is calibrated with the remote diode that it will be paired with. The following table shows the variations in nonideality for a variety of processors.

Processor Family	$\eta$ , nonideality		
	min	typ	max
Pentium II	1	1.0065	1.0173
Pentium III CPUID 67h	1	1.0065	1.0125
Pentium III CPUID 68h/PGA370Socket/Celeron	1.0057	1.008	1.0125
Pentium 4, 423 pin	0.9933	1.0045	1.0368
Pentium 4, 478 pin	0.9933	1.0045	1.0368
MMBT3904		1.003	
AMD Athlon MP model 6	1.002	1.008	1.016

### Compensating for Diode Nonideality

In order to compensate for the errors introduced by nonideality, the temperature sensor is calibrated for a particular processor. National Semiconductor temperature sensors are always calibrated to the typical nonideality of a given processor type. The LM86 is calibrated for the nonideality of a mobile Pentium III processor, 1.008. When a temperature sensor calibrated for a particular processor type is used with a different processor type or a given processor type has a nonideality that strays from the typical, errors are introduced. [Figure 16](#) shows the minimum and maximum errors introduced to a temperature sensor calibrated specifically to the typical value of the processor type it is connected to. The errors in this figure are attributed only to the variation in nonideality from the typical value. In [Figure 17](#) is a plot of the errors that result from using a temperature sensor calibrated for a Pentium II, the LM84, with a typical Pentium 4 or AMD Athlon MP Model 6.




Figure 16. Error Caused by Nonideality Factor




Figure 17. Errors Induced when Temperature Sensor is Not Calibrated to Typical Nonideality




Figure 18. Compensating for an Untargeted Nonideality Factor

Temperature errors associated with nonideality may be reduced in a specific temperature range of concern through use of the offset registers (11h and 12h). Figure 18 shows how the offset register may be used to compensate for the nonideality errors shown in Figure 17. For the case of nonideality=1.008, the offset register was set to  $-0.5^{\circ}\text{C}$  resulting in the calculated residual error as shown in Figure 18. This offset has resulted in an error of less than  $0.05^{\circ}\text{C}$  for the temperatures measured in the critical range between  $60$  to  $100^{\circ}\text{C}$ . This method yields a first order correction factor.

Please send an email to [hardware.monitor.team@nsc.com](mailto:hardware.monitor.team@nsc.com) requesting further information on our recommended setting of the offset register for different processor types.

**PCB LAYOUT FOR MINIMIZING NOISE**




Figure 19. Ideal Diode Trace Layout



In a noisy environment, such as a processor mother board, layout considerations are very critical. Noise induced on traces running between the remote temperature diode sensor and the LM86 can cause temperature conversion errors. Keep in mind that the signal level the LM86 is trying to measure is in microvolts. The following guidelines should be followed:

1. Place a 0.1  $\mu$ F power supply bypass capacitor as close as possible to the  $V_{DD}$  pin and the recommended 2.2 nF capacitor as close as possible to the LM86's D+ and D– pins. Make sure the traces to the 2.2nF capacitor are matched.
2. The recommended 2.2nF diode bypass capacitor actually has a range of TBDpF to 3.3nF. The average temperature accuracy will not degrade. Increasing the capacitance will lower the corner frequency where differential noise error affects the temperature reading thus producing a reading that is more stable. Conversely, lowering the capacitance will increase the corner frequency where differential noise error affects the temperature reading thus producing a reading that is less stable.
3. Ideally, the LM86 should be placed within 10cm of the Processor diode pins with the traces being as straight, short and identical as possible. Trace resistance of 1 $\Omega$  can cause as much as 1°C of error. This error can be compensated by using the Remote Temperature Offset Registers, since the value placed in these registers will automatically be subtracted from or added to the remote temperature reading.
4. Diode traces should be surrounded by a GND guard ring to either side, above and below if possible. This GND guard should not be between the D+ and D– lines. In the event that noise does couple to the diode lines it would be ideal if it is coupled common mode. That is equally to the D+ and D– lines.
5. Avoid routing diode traces in close proximity to power supply switching or filtering inductors.
6. Avoid running diode traces close to or parallel to high speed digital and bus lines. Diode traces should be kept at least 2cm apart from the high speed digital traces.
7. If it is necessary to cross high speed digital traces, the diode traces and the high speed digital traces should cross at a 90 degree angle.
8. The ideal place to connect the LM86's GND pin is as close as possible to the Processors GND associated with the sense diode.
9. Leakage current between D+ and GND should be kept to a minimum. One nano-ampere of leakage can cause as much as 1°C of error in the diode temperature reading. Keeping the printed circuit board as clean as possible will minimize leakage current.

Noise coupling into the digital lines greater than 400mVp-p (typical hysteresis) and undershoot less than 500mV below GND, may prevent successful SMBus communication with the LM86. SMBus no acknowledge is the most common symptom, causing unnecessary traffic on the bus. Although the SMBus maximum frequency of communication is rather low (100kHz max), care still needs to be taken to ensure proper termination within a system with multiple parts on the bus and long printed circuit board traces. An RC lowpass filter with a 3db corner frequency of about 40MHz is included on the LM86's SMBCLK input. Additional resistance can be added in series with the SMBData and SMBCLK lines to further help filter noise and ringing. Minimize noise coupling by keeping digital traces out of switching power supply areas as well as ensuring that digital lines containing high speed data communications cross at right angles to the SMBData and SMBCLK lines.

## DATA SHEET REVISION HISTORY

Date	Revision
4/2003	<ol style="list-style-type: none"><li data-bbox="342 306 1469 348">1. Added improved guaranteed Temperature Error specification for the Remote Diode Readings of <math>\pm 0.75^{\circ}\text{C}</math> to page 1 and Electrical Characteristics.</li><li data-bbox="342 359 1469 380">2. in <a href="#">DIE REVISION CODE REGISTER</a> changed "21h" to "11hexadecimal or 17 decimal"</li><li data-bbox="342 390 1469 411">3. Changed numbering of "Applications Hints" from "4." to "3."</li><li data-bbox="342 422 1469 443">4. Added "Data Sheet Revision History" section.</li></ol>
3/2013	Changed layout of National Data Sheet to TI format

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM86CIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 125	LM86 CIM	
LM86CIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM86 CIM	<a href="#">Samples</a>
LM86CIMM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	0 to 125	T10C	
LM86CIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	T10C	<a href="#">Samples</a>
LM86CIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	T10C	<a href="#">Samples</a>
LM86CIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM86 CIM	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM86C1MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM86C1MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM86C1MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM86C1MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM86C1MM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM86C1MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM86C1MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM86C1MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.





- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.