

www.ti.com

SNOS707D-DECEMBER 1996-REVISED MARCH 2013

LMC6572/LMC6574 Dual and Quad Low Voltage (2.7V and 3V) Operational Amplifier

Check for Samples: LMC6572, LMC6574

FEATURES

- (Typical Unless Otherwise Noted)
- Guaranteed 2.7V and 3V Performance
- Rail-to-Rail Output Swing (Within 5 mV of Supply Rail, 100 kΩ Load)
- Ultra-Low Supply Current: 40 µA/Amplifier
- Low Cost
- Ultra-Low Input Current: 20 fA
- High Voltage Gain @ V_S=2.7V, R_L =100 k Ω : 120 dB
- Specified for 100 k Ω and 5 k Ω Loads
- Available in VSSOP Package

APPLICATIONS

- Transducer Amplifier
- Portable or Remote Equipment
- Battery-Operated Instruments
- Data Acquisition Systems
- Medical Instrumentation
- Improved Replacement for TLV2322 and TLV2324

DESCRIPTION

Low voltage operation and low power dissipation make the LMC6574/2 ideal for battery-powered systems.

3V amplifier performance is backed by 2.7V guarantees to ensure operation throughout battery lifetime. These guarantees also enable analog circuits to operate from the same 3.3V supply used for digital logic.

Battery life is maximized because each amplifier dissipates only micro-watts of power.

The LMC6574/2 does not sacrifice functionality for low voltage operation. The LMC6574/2 generates 120 dB of open-loop gain just like a conventional amplifier, but the LMC6574/2 can do this from a 2.7V supply.

These amplifiers are designed with features that optimize low voltage operation. The output voltage swings rail-to-rail to maximize signal-to-noise ratio and dynamic signal range. The common-mode input voltage range extends from 800 mV below the positive supply to 100 mV below ground.

This device is built with Texas Instruments' advanced Double-Poly Silicon-Gate CMOS process.

LMC6572 is also available in VSSOP package which is almost half the size of a SOIC-8 device.

Connection Diagram




Figure 1. 8-Pin PDIP/SOIC/VSSOP Package See Package Number P, D, or DGK

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com




Figure 2. 14-Pin PDIP/SOIC Package See Package Number NFF or D

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

ESD Tolerance ⁽³⁾	2000V
Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	(V ⁺) +0.3V, (V [−]) −0.3V
Supply Voltage ($V^+ - V^-$)	12V
Current at Input Pin	±5 mA
Current at Output Pin ⁽⁴⁾	±10 mA
Current at Power Supply Pin	35 mA
Lead Temperature (Soldering, 10 Seconds)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature ⁽⁵⁾	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (5) The maximum power dissipation is a function of $T_{J(Max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(Max)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Operating Ratings⁽¹⁾

Supply Voltage		2.7V ≤ V ⁺ ≤ 11V
Junction Temperature Range	LMC6572AI, LMC6572BI	-40°C ≤ T _J ≤ +85°C
	LMC6574AI, LMC6574BI	-40°C ≤ T _J ≤ +85°C
Thermal Resistance (θ_{JA})	P Package, 8-Pin PDIP	115°C/W
	D Package, 8-Pin SOIC	193°C/W
	DGK Package, 8-Pin VSSOP	217°C/W
	NFF Package, 14-Pin PDIP	81°C/W
	D Package, 14-Pin SOIC	126°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.



SNOS707D – DECEMBER 1996 – REVISED MARCH 2013

www.ti.com

2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. V⁺ = 2.7V, V⁻ = 0V, V_{CM} = V₀ = V⁺/2 and R_L > 1M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions		Тур ⁽¹⁾	LMC6574AI LMC6572AI Limit ⁽²⁾	LMC6574BI LMC6572BI Limit ⁽²⁾	Units
V _{OS}	Input Offset Voltage	V ⁺ = 2.7V and 3V		0.5	3	7	mV
					3.5	7.5	Max
TCV _{OS}	Input Offset Voltage Average Drift			1.5			µV/°C
I _B	Input Current			0.02			pА
					10	10	Max
l _{os}	Input Offset Current			0.01			pА
					6	6	Max
R _{IN}	Input Resistance			>1			Tera Ω
C _{IN}	Common-Mode Input Capacitance			3			pF
CMRR	Common Mode Rejection	$0V \leq V_{CM} \leq 3.5V~V^{+}$	= 5V	75	63	60	dB
	Ratio				60	57	Min
+PSRR Positive Power Supply		$2.7V \le V^+ \le 5V, V^- =$	= 0V	75	67	60	dB
	Rejection Ratio				65	58	Min
-PSRR	Negative Power Supply	-2.7V ≤ V ⁻ ≤ -5V, V	/+ = 0V	83	75	67	dB
	Rejection Ratio				73	65	Min
	Input Common-Mode	V ⁺ = 2.7V and 3V fo	or CMRR ≥ 50 dB	-0.1	-0.05	-0.05	V
	Voltage Range				0	0	Max
				V ⁺ - 0.8	V ⁺ - 1.0	V ⁺ - 1.0	V
					V ⁺ - 1.3	V ⁺ - 1.3	Min
A _V	Large Signal Voltage Gain	$R_{L} = 100 \ k\Omega^{(3)}$	Sourcing	1000			V/mV
			Sinking	500			V/mV
Vo	Output Swing	V ⁺ = 2.7V		2.695	2.68	2.65	V
		$R_L = 100 \text{ k}\Omega \text{ to V}^+/2$			2.66	2.62	Min
				0.005	0.03	0.06	V
					0.05	0.09	Max
		V ⁺ = 2.7V		2.66	2.55	2.45	V
		$R_L = 5 \text{ k}\Omega \text{ to } V^+/2$			2.45	2.35	Min
				0.04	0.15	0.25	V
					0.25	0.35	Max
		V ⁺ = 3V		2.995	2.98	2.95	V
		$R_L = 100 \text{ k}\Omega \text{ to V}^+/2$			2.96	2.93	Min
				0.005	0.03	0.06	V
					0.05	0.09	Max
		V ⁺ = 3V		2.96	2.85	2.75	V
		$R_L = 5 \text{ k}\Omega \text{ to } V^+/2$			2.75	2.65	Min
				0.04	0.15	0.25	V
					0.25	0.35	Max

(1) Typical values represent the most likely parametric norm.

(2) All limits are guaranteed by testing or statistical analysis.

(3) $V^+ = 3V$, $V_{CM} = 1.5V$ and \dot{R}_L connected to 1.5V. For Sourcing tests, $1.5V \le V_0 \le 2.5V$. For Sinking tests, $0.5V \le V_0 \le 1.5V$.

Copyright © 1996–2013, Texas Instruments Incorporated



www.ti.com

2.7V DC Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. V⁺ = 2.7V, V⁻ = 0V, V_{CM} = V_O = V⁺/2 and R_L > 1M Ω . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Тур ⁽¹⁾	LMC6574AI LMC6572AI Limit ⁽²⁾	LMC6574BI LMC6572BI Limit ⁽²⁾	Units
I _{SC}	Output Short Circuit Current	Sourcing, $V_0 = 0V$	6.0	4.0	3.0	mA
			3.0	2.0	Min	
		Sinking, $V_0 = 2.7V$	4.0	3.0	2.5	mA
			2.0	1.5	Min	
l _S Su	Supply Current	Quad Package	160	240	240	μA
		$V^+ = +2.7V, V_0 = V^+/2$		280	280	Max
		Quad Package	160	240	240	μA
		$V^+ = +3V, V_0 = V^+/2$		280	280	Max
		Dual Package	80	120	120	μA
		$V^+ = +2.7V, V_0 = V^+/2$		140	140	Max
		Dual Package	80	120	120	μA
		$V^+ = +3V, V_0 = V^+/2$		140	140	Max

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C, $V^+ = 2.7$ V, $V^- = 0$ V, $V_{CM} = V_0 = V^+/2$ and $R_L > 1$ M Ω . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC6574AI LMC6572AI Limit ⁽²⁾	LMC6574BI LMC6572BI Limit ⁽²⁾	Units
SR	Slew Rate	$V^{+} = 2.7V$ and $3V^{(3)}$	90	30	30	V/ms
				10	10	Min
GBW	Gain-Bandwidth Product	V ⁺ = 3V	0.22			MHz
φ _m	Phase Margin		60			Deg
G _m	Gain Margin		12			dB
	Amp-to-Amp Isolation	See ⁽⁴⁾	120			dB
e _n	Input-Referred Voltage Noise	F = 1 kHz V _{CM} = 1V	45			nV/√Hz
i _n	Input-Referred Current Noise	F = 1 kHz	0.002			pA/√Hz
T.H.D.	Total Harmonic Distortion	$ F = 10 \text{ kHz}, A_V = -2 \\ R_L = 10 \text{ k}\Omega, V_O = 1.0 \text{ V}_{PP} $	0.05			%

Typical values represent the most likely parametric norm. (1)

(2)

All limits are guaranteed by testing or statistical analysis. Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input referred, $V^+ = 3V$ and $R_L = 100 \text{ k}\Omega$ connected to 1.5V. Each amp excited in turn with 1 KHz to produce $V_0 = 2 \text{ V}_{PP}$. (3)

(4)




LMC6572, LMC6574


SNOS707D-DECEMBER 1996-REVISED MARCH 2013


www.ti.com

Typical Performance Characteristics

 V_S = +3V, T_A = 25°C, Unless otherwise specified







Output Voltage Referenced to GND (V) Figure 6.





Figure 8.



INSTRUMENTS

Texas


www.ti.com


6




www.ti.com

Typical Performance Characteristics (continued)










Time (5 μs/DIV) Figure 19.








Figure 18.



Time (5 μs/DIV) **Figure 20.**




www.ti.com



www.ti.com

Typical Performance Characteristics (continued)





www.ti.com

APPLICATIONS HINTS

LOW VOLTAGE AMPLIFIER TOPOLOGY

The LMC6574/2 incorporates a novel op-amp design topology that enables it to maintain rail-to-rail output swing even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional micropower op-amps. These features make the LMC6574/2 both easier to design with, and provide higher speed than products typically found in this ultra-low power class.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6574/2.

Although the LMC6574/2 is highly stable over a wide range of operating conditions, a large feedback resistor will react even with small values of capacitance at the input of the op-amp to reduce phase margin. The capacitance at the input of the op-amp comes from transducers, photodiodes and circuit board parasitics.

The effect of input capacitance can be compensated for by adding a capacitor, C_f , around the feedback resistors (as in Figure 30) such that:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm f}}$$
(1)

or

 $R_1 C_{IN} \leq R_2 C_f$

(2)

Since it is often difficult to know the exact value of C_{IN} , C_f can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating for input capacitance.

When high input impedances are demanded, guarding of the LMC6574/2 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK




Figure 30. Cancelling the Effect of Input Capacitance

CAPACITIVE LOAD TOLERANCE

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 31.

TEXAS INSTRUMENTS

www.ti.com

SNOS707D – DECEMBER 1996 – REVISED MARCH 2013




Figure 31. LMC6574/2 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of Figure 31, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6574/2, typically less than 20 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6574/2's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the opamp's inputs, as in Figure 32. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 250 times degradation from the LMC6574/2's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See Figure 35 for typical connections of guard rings for standard op-amp configurations.




Figure 32. Example of Guard Ring in P.C. Board Layout



www.ti.com




Figure 33. Inverting Amplifier






Figure 34. Non-Inverting Amplifier



Follower

Figure 35. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 36.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).

Figure 36. Air Wiring



www.ti.com

SPICE MACROMODEL

A spice macromodel is available for the LMC6574/2. This model includes accurate simulation of:

- input common-mode voltage range
- frequency and transient response
- · GBW dependence on loading conditions
- quiescent and dynamic supply current
- output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact your local Texas Instruments sales office to obtain an operational amplifier spice model library disk.

Typical Single-Supply Applications




Figure 37. Low-Power Two-Op-Amp Instrumentation Amplifier




Figure 38. Sample and Hold




Figure 39. 1 Hz Square Wave Oscillator



www.ti.com





Figure 40. Adder/Subtractor Circuit





EXAS ISTRUMENTS

www.ti.com

SNOS707D - DECEMBER 1996 - REVISED MARCH 2013

REVISION HISTORY

Changes from Revision C (March 2013) to Revision D				
•	Changed layout of National Data Sheet to TI format	1	4	



15-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMC6572AIM/NOPB	LIFEBUY	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC65 72AIM	
LMC6572AIMX/NOPB	LIFEBUY	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC65 72AIM	
LMC6572BIM/NOPB	LIFEBUY	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC65 72BIM	
LMC6572BIMX/NOPB	LIFEBUY	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC65 72BIM	
LMC6574AIM/NOPB	LIFEBUY	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6574 AIM	
LMC6574AIMX	LIFEBUY	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 85	LMC6574 AIM	
LMC6574AIMX/NOPB	LIFEBUY	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6574 AIM	
LMC6574BIM/NOPB	LIFEBUY	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6574 BIM	
LMC6574BIMX/NOPB	LIFEBUY	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6574 BIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

15-Aug-2017

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6572AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6572BIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6574AIMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6574AIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6574BIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6572AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6572BIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6574AIMX	SOIC	D	14	2500	367.0	367.0	35.0
LMC6574AIMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMC6574BIMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated