

# LMS4684 0.5Ω Low-Voltage, Dual SPDT Analog Switch

Check for Samples: LMS4684

## **FEATURES**

- NC Switch R<sub>ON</sub> 0.5Ω max @ 2.7V
- NO Switch R<sub>ON</sub> 0.8Ω max @ 2.7V
- 5 nA (typ) Supply Current T<sub>A</sub> = 25°C
- 1.8 to 5.5V Single Supply Operation
- 12-Bump DSBGA Package
- WSON-10 Package, 3x4mm

## **APPLICATIONS**


- Power Routing
- Battery-Operated Equipment
- Communications Circuits
- Modems
- Cell Phones

## **Connection Diagram**

## **DESCRIPTION**

The LMS4684 is a low on-resistance, low voltage dual SPDT (Single-Pole/Double-Throw) analog switch that operates from a 1.8V to 5.5V supply. The LMS4684 features a 0.5 $\Omega$  R $_{\rm ON}$  for its NC switch and 0.8 $\Omega$  R $_{\rm ON}$  for its NO switch at a 2.7V supply. The digital logic inputs are 1.8V logic-compatible with a 2.7V to 3.3V supply and features break-before-make switching action.

The LMS4684 is available in the 12-bump DSBGA and the 10-lead WSON miniature packages. These PCB real estate saving packages offer extreme performance while saving money with small footprints.



NO1 COM1 IN1 NC1

A3 B3 C3 D3

V+ A2 B2 C2 D2 GND

A1 B1 C1 D1

NO2 COM2 IN2 NC2

Center Bumps B2 and C2 are Not Electrically Connected

Exposed pad on back of package needs to be connected to pin 6 on the board

Figure 1. 10-WSON Package-Top View


Figure 2. 12-Bump DSBGA Package-Top View (Bumped Side Down)

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **SCHEMATIC DIAGRAM**



IN	NO	NC					
0	Off	On					
1	On	Off					
Switches shown for Logic "0" input							

#### PIN DESCRIPTIONS

Name	P	in ID	Description
	WSON	DSBGA	
NC	5, 7	D3, D1	Analog switch normally closed terminal
IN	4, 8	C3, C1	Digital control input
COM	3, 9	B3, B1	Analog switch common terminal
NO	2, 10	A3, A1	Analog switch normally open terminal
V <sup>+</sup>	1	A2	Positive supply voltage
GND	6	D2	Ground
		B2, C2	Not electrically connected. Can be used to help dissipate heat by connecting to GND pin.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# ABSOLUTE MAXIMUM RATINGS (1)(2)(3)

	-0.3V to 6.0V				
IN					
COM, NO, NC					
Continuous Switch Current					
Human Body Model	2000V				
Machine Model	200V				
	−65°C to 150°C				
	150°C Max				

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed.
- (2) All voltages are with respect to GND, unless otherwise specified.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Human body model: 1.5 k $\Omega$  in series with 100 pF. Machine model,  $0\Omega$  in series with 200 pF.
- (5) The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ .



## **OPERATING RATINGS**

Nominal Supply Voltage	1.8V to 5.5V
IN Voltage (regardless of supply)	-0.3V to 5.5V
Temperature Range	−40°C to 85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed.
- All voltages are with respect to GND, unless otherwise specified.

## PACKAGE THERMAL RESISTANCE

Package	$\theta_{ extsf{J-A}}$
WSON-10	43°C / W
DSBGA-12	57°C / W

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $V^+ = 2.7$  to 3.3V,  $V_{IH} = 1.4$ V,  $V_{IL} = 0.5$ V. Typical values are measured at 3V, and  $T_J = 25$ °C. **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub>	Analog Signal Range			0		V+	V
R <sub>ON (NC)</sub>	NC On-Resistance (1)	$V^{+} = 2.7V, I_{COM} = 10$ $V_{NC} = 0 \text{ to } V^{+}$	0 mA,		0.3	0.5	Ω
R <sub>ON (NO)</sub>	NO On-Resistance	$V^+ = 2.7V, I_{COM} = 10$ $V_{NO} = 0 \text{ to } V^+$		0.45	0.8	Ω	
ΔR <sub>ON</sub>	On-Resistance Match Between Channels <sup>(1)</sup> , <sup>(2)</sup>	$V^{+} = 2.7V, I_{COM} = 10$ $V_{NC}$ or $V_{NO} = 1.5V$	0 mA,		1.11	60	mΩ
	NC-On-Resistance	V <sup>+</sup> = 2.7V,	WSON $T_J = -40^{\circ}C$ to 85°C		0.1	0.25	0
R <sub>FLAT(NC)</sub>	Flatness (3)	$I_{COM} = 100 \text{ mA},$ $V_{NC} = 0 \text{ to } V^{+}$	DSBGA T <sub>J</sub> = -40°C to 85°C		0.1	0.25	Ω
R <sub>FLAT(NO)</sub>	NO On-Resistance Flatness <sup>(3)</sup>	$V^{+} = 2.7V, I_{COM} = 10$ $V_{NO} = 0 \text{ to } V^{+}$	0 mA,		0.18	0.35	Ω
	NO or NC Off Leakage	$V^{+} = 3.3V, V_{NO} \text{ or } V_{N}$	-1	0.014	1		
$I_{NO(OFF)}$ or $I_{NC(OFF)}$	Current	$0.3V$ ; $V_{COM} = 0.3V$ , $3$	-10		10	nA	
		$V^{+} = 3.3V, V_{NO} \text{ or } V_{N}$	-2		2		
I <sub>COM</sub> (ON)	COM On Leakage Current	0.3V, or floating; V <sub>CC</sub> floating	-20		20	nA	
Dynamic Characte	ristics						
	Turn On Time	$V^{+} = 2.7V, V_{NO} \text{ or } V_{N}$	<sub>IC</sub> = 1.5V;		38	60	
t <sub>ON</sub>	Turn-On Time	$R_L = 50\Omega$ ; $C_L = 35 \text{ pl}$			70	ns	
	Turn-Off Time	$V^{+} = 2.7V, V_{NO} \text{ or } V_{N}$	<sub>IC</sub> = 1.5V;		22	40	20
t <sub>OFF</sub>	Turn-Oil Time	$R_L = 50\Omega$ ; $C_L = 35 \text{ pl}$	Ξ,			50	ns
t <sub>BBM</sub>	Break-Before-Make Delay	$V^{+} = 2.7V$ , $V_{NO}$ or $V_{N}$ $R_{L} = 50\Omega$ ; $C_{L} = 35$ pl	$V^{+} = 2.7V$ , $V_{NO}$ or $V_{NC} = 1.5V$ ; $R_{L} = 50\Omega$ ; $C_{L} = 35 \text{ pF}$ ;		15		ns
Q	Charge Injection	$COM = 0$ ; $R_S = 0$ ; $C_L = 1$ nF;			200		pC
V <sub>ISO</sub>	Off-Isolation (4)	$R_L = 50\Omega; C_L = 5 pF;$	f = 100 kHz		-68		dB
V <sub>CT</sub>	Crosstalk				-72		dB
Digital I/O							
V <sub>IH</sub>	Input Logic High			1.4			V
V <sub>IL</sub>	Input Logic Low					0.5	V

Guaranteed by design.

 $<sup>\</sup>Delta R_{ON}$  is equal to the difference between NC1/NC2  $R_{ON}$  or NO1/NO2  $R_{ON}$  at a specified voltage. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog

Off-isolation =  $20 \log_{10}(V_{COM}/V_{NO})$ , where  $V_{COM}$  = output,  $V_{NO}$  = input switch off.




## **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise specified,  $V^+ = 2.7$  to 3.3V,  $V_{IH} = 1.4$ V,  $V_{IL} = 0.5$ V. Typical values are measured at 3V, and  $T_J = 25$ °C. **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>IN</sub>	IN Input Leakage Current	$V_{IN} = 0$ or $V^+$	-1		1	μΑ
Power Supply						
V <sup>+</sup>	Power-Supply Range		1.8		5.5	V
l+	Supply Current	V+ = 5.5V		5		nA

## PARAMETRIC MEASUREMENT INFORMATION



C<sub>L</sub> INCLUDES FIXTURE AND STRAY CAPACITANCE

Figure 3. t<sub>ON</sub> / t<sub>OFF</sub> Time




Figure 4. Break-Before Make Delay






Figure 5. Charge Injection




Figure 6. Channel Capacitance

Copyright © 2004–2013, Texas Instruments Incorporated

Submit Documentation Feedback



## TYPICAL PERFORMANCE CHARACTERISTICS





Figure 7.






Figure 8.




Figure 10.

Submit Documentation Feedback



# TYPICAL PERFORMANCE CHARACTERISTICS (continued) Charge Injection NC On-Resistance




Figure 11.




Figure 12.





Figure 13.



NO On-Resistance vs. COM Voltage 0.35 = +85°C 0.30 - +25°C Ron (Ω) 0.20 -40°C 0.15 V<sup>+</sup> = 5V 0 3 5 1 2 V<sub>COM</sub> (V)

Figure 15.



#### FUNCTIONAL DESCRIPTION

The LMS4684 is a low voltage dual, extremely low On-Resistance analog switch that can operate over a supply voltage range of 1.8V to 5.5V. The LMS4684 has been fully characterized to operate in applications with 3V nominal supply voltage and features very low on resistance and fast Turn-Off and Turn-On times with break-before-make switching.

The switch operates asymmetrically; one terminal is normally closed (NC) and the other terminal normally open (NO).

Both NC and NO terminals are connected to a common terminal (COM). This configuration is ideal for applications with asymmetric loads such as speaker handsets and internal speakers.

## **Applications Information**

## **ANALOG INPUT SIGNAL**

Analog input signals can range from GND to V<sup>+</sup> and are passed through the switch with very little change. Each switch is bidirectional so any pin can be an input or output.

Exercise care when making connection to an inductive load, such as a motor. As is true with any analog switch used with an inductive load, the back emf produced when the switch is turned off can damage the LMS4684 by electrical overstress. For such applications, a diode should be connected across the motor to prevent damage to the switch, as indicated in Figure 16. Be sure the diode has adequate current carrying capabilities.




Figure 16. Inductive Load Over-Voltage Protection

## **DIGITAL CONTROL INPUTS**

The IN pin can be driven to 5.5V regardless of the voltage level of the supply pin  $V^+$ . For example, if the LMS4684 is operated with a supply of 2V, the digital control input could still be driven to 5V. Power consumption is increased when the control pin is driven rail-to-rail.

## **SUPPLY VOLTAGE**

It is good general practice to first apply the supply voltage to a CMOS device before sriving any other pins. This is also true for the LMS4684 analog switch, which is a CMOS device.

However, if it is necessary to have an analog signal applied before the supply voltage is applied and the analog signal source is not limited to 20 mA max, a diode connected between the supply voltage and the V<sup>+</sup> pin as shown in Figure 17 will provide input protection. This will limit the max analog voltage to a diode drop below V<sup>+</sup>. This diode, D1, will also provide protection against some over voltage situations.



It is also good practice to provide adequate supply bypassing to all analog circuits. We recommend a that minimum bypass capacitor value of  $0.047\mu F$  be provided for the LMS4684. An inadequate bypass capacitor can lead to excessive supply current.




Figure 17. Input Over Voltage Protection Circuitry

## **OFF-ISOLATION**

Analog switches are composed of FETs (field Effect Transistors). The channel resistance is low when the pass transistors are "on" and that resistance is high when the pass transistors are "off". However, when the pass transistors are "off", the source to drain capacitance of the pass transistors will pass some energy. This capacitance is inversely proportional to the switch "on" resistance, so a switch with a low "on" resistance may not be suitable for some high frequency applications.

Figure 18 shows the equivalent circuit of an analog switch. Unless the load impedance after the switch is relatively low, the switch capacitance will couple excessive energy across the "open" switch at higher frequencies, degrading off isolation performance. Off Isolation of the LMS4684 is specified with a  $50\Omega$  load. Higher load impedances will degrade off isolation performance compared with what is specified.




Figure 18. Equivalent Circuit of an Analog Switch

Off isolation may be improved by decreasing the LMS4684 load impedance below  $50\Omega$ . When doing this, be sure that the LMS4684 maximum current rating is not exceeded. Also, decreasing the load impedance too much can result in excessive signal distortion because the channel resistance variation with input signal voltage would then be a greater percentage of the load impedance.

If it is desired to extend the usable bandwidth of the LMS4684 while maintaining reasonable off-isolation is through the use of the circuit of Figure 19.






Figure 19. Using the LMS4684 at higher frequencies

#### PCB LAYOUT AND THERMAL CONSIDERATIONS

Both the WSON and DSBGA packages offer enhanced board real estate savings because of their small footprints. These tiny packages are capable of handling high continuous currents because of the advanced package thermal handling capabilities.

The WSON package has the exposed die attach pad internally connected to the internal circuit GND. When this pad is soldered to copper on the PCB board according to Application Note AN-1187, the full thermal capability of the WSON package can be achieved without additional bulky heat sinks to dissipate the heat generated. The DSBGA package has a similar capability to dissipate heat through Bumps B2 and C2, which are not electrically connected. To enhance heat dissipation of the DSBGA package B2 and C2 could be connected to the GND pin through copper traces on the board.

See Application Note AN-1112 for DSBGA package considerations.

Submit Documentation Feedback





## **REVISION HISTORY**

Changes from Revision B (April 2013) to Revision C					
•	Changed layout of National Data Sheet to TI format		10		



## PACKAGE OPTION ADDENDUM

8-Oct-2015

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMS4684ITL/NOPB	ACTIVE	DSBGA	YZR	12	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	F09A	Samples
LMS4684ITLX/NOPB	ACTIVE	DSBGA	YZR	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	F09A	Samples
LMS4684LD/NOPB	ACTIVE	WSON	NGZ	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L4684	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

8-Oct-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMS4684ITL/NOPB	DSBGA	YZR	12	250	178.0	8.4	1.73	2.46	0.76	4.0	8.0	Q1
LMS4684ITLX/NOPB	DSBGA	YZR	12	3000	178.0	8.4	1.73	2.46	0.76	4.0	8.0	Q1
LMS4684LD/NOPB	WSON	NGZ	10	1000	178.0	12.4	4.3	3.3	1.0	8.0	12.0	Q1

www.ti.com 20-Sep-2016




\*All dimensions are nominal

7 III GITTIOTOTOTO GITO TTOTTIITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMS4684ITL/NOPB	DSBGA	YZR	12	250	210.0	185.0	35.0
LMS4684ITLX/NOPB	DSBGA	YZR	12	3000	210.0	185.0	35.0
LMS4684LD/NOPB	WSON	NGZ	10	1000	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.