

Ultra Low Noise, 200 mA Linear Regulator for RF/Analog Circuits - Requires No Bypass Capacitor

Check for Samples: LP5904

FEATURES

- Stable with 1.0 μF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Remote Output Capacitor Placement
- Thermal-overload and Short-circuit Protection
- -40°C to +125°C Junction Temperature Range for Operation

APPLICATIONS

- Cellular Phones
- PDA Handsets
- Wireless LAN Devices

KEY SPECIFICATIONS

- Input Voltage Range ... 2.2V to 5.5V
- Output Voltage Range ... 1.2V to 4.4V
- Output Current ... 200 mA
- Low Output Voltage Noise at 200 mA ... 6.5µVRMS
- PSRR ... 78 dB at 1kHz
- Output Voltage Tolerance ... ± 2%
- Virtually Zero IQ (Disabled) ... <1 μΑ
- Very Low IQ (Enabled) ... 11 μA
- Startup Time ... 85 µs
- Low Dropout ... 95 mV typ

PACKAGE

4-Bump DSBGA (lead free)
 0.815 mm × 0.815 mm × 0.600 mm

DESCRIPTION


The LP5904 is a linear regulator capable of supplying 200 mA output current. Designed to meet the requirements of RF/ Analog circuits, the LP5904 device provides low noise, high PSRR, low quiescent current, and low line transient response figures. Using new innovative design techniques the LP5904 offers class-leading device noise performance without a noise bypass capacitor and the ability for remote output capacitor placement. An active pulldown circuit with a 280Ω resistor is wired from the output to ground pins to quickly discharge output when the device is disabled (VEN = low).

The device is designed to work with a 1.0 μ F input and a 1.0 μ F output ceramic capacitor. (No Bypass Capacitor is required.)

The device is available in a DSBGA package. For other package options contact your local TI sales office.

This device is available between 1.2V and 4.4V in 25 mV steps. Please contact Texas Instruments Sales for specific voltage option needs.

TYPICAL APPLICATION CIRCUIT



SVA-30110401

A


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

CONNECTION DIAGRAMS



SVA-30110402

Note: The actual physical placement of the package marking will vary from part to part. The package marking "A" designates the date code, and will vary in production.

Figure 1. 4-Bump Thin DSBGA Package Package Number YFQ0004AAA

PIN DESCRIPTIONS

F	PIN	DESCRIPTION
NAME	NO.	DESCRIPTION
A1	VIN	Input voltage supply. A 1.0 μF capacitor should be connected at this input.
A2	VOUT	Output voltage. A 1.0 μF Low ESR capacitor should be connected to this pin. Connect this output to the load circuit. An internal 280Ω discharge resistor prevents a charge remaining on V _{OUT} when disabled.
B1	VEN	Enable input; disables the regulator when \leq 0.4V. Enables the regulator when \geq 1.2V. An internal 1M Ω pulldown resistor connects this input to ground.
B2	GND	Common ground.

ORDERING INFORMATION

DSBGA PACKAGE (LEAD FREE) ⁽¹⁾							
OUTPUT VOLTAGE (V)	SUPPLIED AS						
OUTPUT VOLTAGE (V)	250 TAPE AND REEL	3000 TAPE AND REEL					
1.2	LP5904TME-1.2/NOPB	LP5904TMX-1.2/NOPB					
1.8 ⁽²⁾	LP5904TME-1.8/NOPB	LP5904TMX-1.8/NOPB					
2.5 ⁽²⁾	LP5904TME-2.5/NOPB	LP5904TMX-2.5/NOPB					
2.6 ⁽²⁾	LP5904TME-2.6/NOPB	LP5904TMX-2.6/NOPB					
2.8	LP5904TME-2.8/NOPB	LP5904TMX-2.8/NOPB					
2.85	LP5904TME-2.85/NOPB	LP5904TMX-2.85/NOPB					
3.0 ⁽²⁾	LP5904TME-3.0/NOPB	LP5904TMX-3.0/NOPB					
3.1	LP5904TME-3.1/NOPB	LP5904TMX-3.1/NOPB					
3.2 ⁽²⁾	LP5904TME-3.2/NOPB	LP5904TMX-3.2/NOPB					
3.4(2)	LP5904TME-3.4/NOPB	LP5904TMX-3.4/NOPB					

(1) Contact your local TI Sales Office for availability of other voltage options.

(2) Not yet released — contact TI sales office for sample availability.

Product Folder Links: LP5904



ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Input Voltage		-0.3	6.0	V
V _{OUT}	Output Voltage		-0.3 to (V _{IN} + 0.3V)	6.0	V
V _{EN}	Enable Input Volt	age	-0.3 to (V _{IN} + 0.3V)	6.0	V
	Continuous Powe	er Dissipation ⁽⁴⁾	Internally Limited		
	Junction Tempera	ature (T _{JMAX})		150	°C
	Storage Tempera	ture Range	-65	150	°C
	Maximum Lead T	emperature (Soldering, 10 sec.)		260	°C
	ECD Datin (5)	Human Body Model		150 150	kV
	ESD Rating ⁽⁵⁾	Machine Model		200	V

- If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (3) All voltages are with respect to the potential at the GND pin.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.
- (5) The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

OPERATING RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input Voltage Range	2.2	5.5	V
V_{EN}	Enable Voltage Range	0 to (V _{IN} + 0.3)	5.5	V
	Recommended Load Current ⁽³⁾	0	200	mA
TJ	Junction Temperature Range	-40	+125	°C
T _A	Ambient Temperature Range (3)	-40	+85	°C

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) All voltages are with respect to the potential at the GND pin.

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunction to Ambient Thermal Desistance (1)	JEDEC Board (DSBGA) ⁽²⁾			119.6	°C/W
θ_{JA}	Junction to Ambient Thermal Resistance ⁽¹⁾	4L Cellphone Board (DSBGA)			186.5	°C/W

⁽¹⁾ Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

(2) Detailed description of the board can be found in JESD51-7

Product Folder Links: LP5904

⁽³⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} – (θ_{JA} × P_{D-MAX}). See applications section.



ELECTRICAL CHARACTERISTICS(1)(2)

Limits in standard typeface are for T_A = 25°C. Limits in boldface type apply over the full operating junction temperature range (-40°C \leq $T_J \leq$ +125°C). Unless otherwise noted, specifications apply to the LP5904 Typical Application Circuit with: $V_{IN} = V_{OUT} = V_{OUT} = 1.0 \text{ M}$, $V_{EN} = 1.2 \text{ V}$, $V_{EN} = 1.2 \text{ V}$, $V_{EN} = 1.0 \text{ M}$, $V_{EN} = 1.0 \text{ M}$.

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input Voltage			2.2		5.5	V	
	Output Voltage Tolerance	$V_{IN} = (V_{OUT(NOM)} + 1.0^{\circ})$ $I_{OUT} = 1 \text{mA to } 200 \text{ mA}$	V) to 5.5V,	-2		2	%	
ΔV_{OUT}	Line Degulation	$V_{IN} = (V_{OUT(NOM)} + 1.0$ $I_{OUT} = 1 \text{ mA}$	V) to 5.0V,		0.06		0/ /\/	
001	Line Regulation	$V_{IN} = (V_{OUT(NOM)} + 1.07$ $I_{OUT} = 1 \text{ mA}$	V) to 5.5V,		0.16		%/V	
	Load Regulation	I _{OUT} = 1mA to 200 mA			0.002		%/mA	
	Load Current	See (3)		0		200		
I _{LOAD}	Maximum Output Current			200			mA	
		$V_{EN} = 1.2V, I_{OUT} = 0 \text{ m}$	Α		11	20		
IQ	Quiescent Current ⁽⁴⁾	$V_{EN} = 1.2V, I_{OUT} = 200$	mA		250	325	μΑ	
		V _{EN} = 0.3V (Disabled)			0.2	1.0		
l _G	Ground Current ⁽⁵⁾	I _{OUT} = 0 mA (V _{EN} = 1.2	2V)		12.2		μA	
\ /	D	I _{OUT} = 100 mA		45		>/		
V_{DO}	Dropout Voltage ⁽⁶⁾	I _{OUT} = 200 mA			95	150	mV	
I _{SC}	Short Circuit Current Limit	See (7)		220	450		mA	
		f = 100 Hz, I _{OUT} = 10 n	nA		88			
		f = 1 kHz, I _{OUT} = 10 m/	4		80			
PSRR	Power Supply Rejection Ratio (8)	f = 10 kHz, I _{OUT} = 10 n	nA		70 50			
	Raio	f = 100 kHz, I _{OUT} = 10	mA					
		f = 2MHz, I _{OUT} = 10 m/	Ą		30			
•	Output Noise Voltage ⁽⁸⁾	BW = 10 Hz to 100	$I_{OUT} = 1mA$		10		/	
e _N	Output Noise Voltage	kHz	I _{OUT} = 200 mA		6.5		μV_{RMS}	
_	Thermal Shutdown	Temperature			160		°C	
T _{SHUTDOWN}	mermai Shuldown	Hysteresis			15			
LOGIN INPU	T THRESHOLDS	·		·		·		
V _{IL}	Low Input Threshold (V _{EN})	$V_{IN} = 2.2V \text{ to } 5.5V$				0.4	V	
V _{IH}	High Input Threshold (V _{EN})	V _{IN} = 2.2V to 5.5V		1.2			V	
	Input Current at V Dia (9)	$V_{EN} = 5.5V$ and $V_{IN} = 5$	$V_{EN} = 5.5V$ and $V_{IN} = 5.5V$				4	
I _{EN}	Input Current at V _{EN} Pin ⁽⁹⁾	$V_{EN} = 0.0V$ and $V_{IN} = 5$	5.5V		0.001	-	μΑ	

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are specified by design, test, or statistical analysis. Typical numbers are not specified, but do represent the most likely norm.
- (3) The device maintains a stable, regulated output voltage without a load current.
- (4) Quiescent current is defined here as the difference in current between the input voltage source and the load at Vout.
- (5) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- (6) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. This specification does not apply for input voltages below 2.2V.
- (7) Short Circuit Current is measured with V_{OUT} pulled to 0V and V_{IN} worst case = 5.5V.
- (8) This specification is ensured by design.
- (9) There is a $1M\Omega$ resistor between V_{EN} and ground on the device.



ELECTRICAL CHARACTERISTICS(1)(2) (continued)

Limits in standard typeface are for T_A = 25°C. Limits in boldface type apply over the full operating junction temperature range (-40°C \leq $T_J \leq$ +125°C). Unless otherwise noted, specifications apply to the LP5904 Typical Application Circuit with: $V_{IN} = V_{OUT} = 1.0V$, $V_{EN} = 1.2V$, $C_{IN} = 1.0V$, $V_{EN} = 1.0V$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TRANSIEN	T CHARACTERISTICS	$V_{IN} = (V_{OUT(NOM)} + 1.0V)$ to $(V_{OUT(NOM)} + 1.6V)$ in 30 µs, $I_{OUT} = 1$ mA mV					
	Line Transient ⁽¹⁰⁾		-2			m\/	
$\Delta V_{ m OUT}$	Line Transient(**)	V_{IN} = (V_{OUT(NOM)} + 1.6V) to (V_{OUT(NOM)} + 1.0V) in 30 $\mu s,$ IOUT = 1mÅ			2	IIIV	
4 0 0 0 1	Load Transient (10)	I _{OUT} = 1mA to 200 mA in 10 μs	-50			\/	
	Load Translent(19)	I_{OUT} = 200 mA to 1mA in 10 μ s			50	mV	
	Overshoot on Startup ⁽¹⁰⁾	Stated as a percentage of nominal VOUT			2	%	
	Turn-on Time	To 95% of V _{OUT(NOM)}		85	300	μs	

⁽¹⁰⁾ This specification is ensured by design.


OUTPUT AND INPUT CAPACITORS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP	MAX	UNIT
C _{IN}	Input Capacitance (2)	Conscitones for stability	0.5	1.0		
C _{OUT}	Output Capacitance (2)	Capacitance for stability	0.5	1.0	10	μF
ESR	Output/Input Capacitance (2)		5		500	mΩ

- (1) Note: The minimum capacitance should be greater than 0.5 µF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.
- (2) This specification is ensured by design.

BLOCK DIAGRAM





TYPICAL CHARACTERISTICS

Unless otherwise noted, V_{OUT} = 2.8V, V_{IN} = 3.8V, E_{N} = 1.2V, C_{IN} = 1.0 μ F, C_{OUT} = 1.0 μ F, T_{A} = 25°C.




Figure 2.




Figure 3.







Figure 4.



SVA-30110403 **Figure 5.**





Vout


EN


SVA-30110442


Startup, No Load



TYPICAL CHARACTERISTICS (continued)











Figure 10.

SVA-30110443

Figure 11.







Figure 12.

Figure 13.


SVA-30110412



Unless otherwise noted, V_{OUT} = 2.8V, V_{IN} = 3.8V, E_{N} = 1.2V, C_{IN} = 1.0 μ F, C_{OUT} = 1.0 μ F, T_{A} = 25°C.



SVA-30110413 **Figure 14.**



SVA-30110414 **Figure 15.**





Figure 16.






Figure 18.





Figure 19.









Figure 20.


SVA-30110416

Figure 21.

SVA-30110418

SVA-30110420









Figure 22.

SVA-30110419

Figure 23.






Figure 24.





Figure 25.

SVA-30110422





SVA-30110423 Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.



Unless otherwise noted, V_{OUT} = 2.8V, V_{IN} = 3.8V, E_N = 1.2V, C_{IN} = 1.0 μ F, C_{OUT} = 1.0 μ F, T_A = 25°C.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.



APPLICATION INFORMATION

POWER DISSIPATION AND DEVICE OPERATION

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air. As stated in the Operating Ratings (1), the allowable power dissipation for the device in a given package can be calculated using the equation:

$$P_{D} = \frac{(T_{\text{JMAX}} - T_{\text{A}}}{\theta_{\text{JA}}} \tag{1}$$

The actual power dissipation across the device can be represented by the following equation:

$$P_{D} = (V_{IN}) - V_{OUT} \times I_{OUT}$$
(2)

This establishes the relationship between the power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP5904 requires external capacitors for regulator stability. The LP5904 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitor is required for stability. The input capacitor should be at least equal to, or greater than, the output capacitor for good load transient performance. At least a 1.0 μ F capacitor has to be connected between the LP5904 input pin and ground for stable operation over full load current range. Basically, it is ok to have more output capacitance than input, as long as the input is at least 1.0 μ F.

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

NOTE

Important: To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5904, then it is recommended to increase the input capacitor to at least 10 μ F. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be specified by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain 1.0 μ F ±30% over the entire operating temperature range.

OUTPUT CAPACITOR

The LP5904 is designed specifically to work with a very small ceramic output capacitor, typically 1.0 μ F. A ceramic capacitor (dielectric types X5R or X7R) in the 0.5 μ F to 10 μ F range, and with ESR between 5m Ω to 500 m Ω , is suitable in the LP5904 application circuit. For this device the output capacitor should be connected between the V_{OUT} pin and a good ground connection.

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application θJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (θJA x PD-MAX). See APPLICATION INFORMATION.

Product Folder Links: LP5904



It may also be possible to use tantalum or film capacitors at the device output, V_{OUT} , but these are not as attractive for reasons of size and cost (see *CAPACITOR CHARACTERISTICS* below).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range $5m\Omega$ to 500 m Ω for stability.

REMOTE CAPACITOR OPERATION

The LP5904 requires at least a 1µF capacitor at output pin, but there is no strict requirements about the location of the capacitor in regards the LDO output pin. In practical designs the output capacitor may be located some 5-10 cm away from the LDO. This means that there is no need to have a special capacitor close to the output pin if there is already respective capacitor(s) in the system (like a capacitor at the input of supplied part). The Remote Capacitor feature helps user to minimize the number of capacitors in the system.

As a good design practice, it is good to keep the wiring parasitic inductance at a minimum, which means to use as wide as possible traces from the LDO output to the capacitor(s), keeping the LDO trace layer as close as possible to ground layer and avoiding vias on the path. If there is a need to use vias, implement as many as possible vias between the connection layers. The recommendation is to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, it is recommended to use an input capacitor equal to or larger to the sum of the capacitance at the output node for the best load transient performance.

CAPACITOR CHARACTERISTICS

The LP5904 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 0.5 μ F to 10 μ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1.0 μ F ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability for the LP5904.

The temperature performance of ceramic capacitors varies by type and manufacturer. Most large value ceramic capacitors (≥ 2.2 µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within ±15% over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.5 µF to 10 µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

NO-LOAD STABILITY

The LP5904 will remain stable and in regulation with no external load.

ENABLE CONTROL

The LP5904 may be switched ON or OFF by a logic input at the ENABLE pin. A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes 3nA. However, if the application does not require the shutdown feature, the V_{EN} pin can be tied to V_{IN} to keep the regulator output permanently on.

A $1M\Omega$ pulldown resistor ties the V_{EN} input to ground, this ensures that the device will remain off when the enable pin is left open circuit. To ensure proper operation, the signal source used to drive the V_{EN} input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH} .

DSBGA MOUNTING

The DSBGA package requires specific mounting techniques, which are detailed in Texas Instruments Application Note AN-1112 (SNVA009).

ncorporated Subm



For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device.

Light with wavelengths in the red and infrared part of the spectrum have the most detrimental effect; thus, the fluorescent lighting used inside most buildings has very little effect on performance.

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated





REVISION HISTORY

Cł	hanges from Revision F (April 2013) to Revision G	Pa	ge
•	Changed layout of National Data Sheet to TI format		14





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP5904TME-1.2/NOPB	NRND	DSBGA	YFQ	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		
LP5904TME-2.8/NOPB	ACTIVE	DSBGA	YFQ	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5904TME-2.85/NOPB	ACTIVE	DSBGA	YFQ	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5904TME-3.1/NOPB	ACTIVE	DSBGA	YFQ	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5904TMX-1.2/NOPB	NRND	DSBGA	YFQ	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		
LP5904TMX-2.8/NOPB	NRND	DSBGA	YFQ	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		
LP5904TMX-2.85/NOPB	NRND	DSBGA	YFQ	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		
LP5904TMX-3.1/NOPB	NRND	DSBGA	YFQ	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

15-Apr-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


- Reel Width (WT)



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5904TME-1.2/NOPB	DSBGA	YFQ	4	250	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TME-2.8/NOPB	DSBGA	YFQ	4	250	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TME-2.85/NOPB	DSBGA	YFQ	4	250	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TME-3.1/NOPB	DSBGA	YFQ	4	250	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TMX-1.2/NOPB	DSBGA	YFQ	4	3000	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TMX-2.8/NOPB	DSBGA	YFQ	4	3000	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TMX-2.85/NOPB	DSBGA	YFQ	4	3000	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1
LP5904TMX-3.1/NOPB	DSBGA	YFQ	4	3000	178.0	8.4	0.89	0.89	0.76	4.0	8.0	Q1

www.ti.com 14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5904TME-1.2/NOPB	DSBGA	YFQ	4	250	210.0	185.0	35.0
LP5904TME-2.8/NOPB	DSBGA	YFQ	4	250	210.0	185.0	35.0
LP5904TME-2.85/NOPB	DSBGA	YFQ	4	250	210.0	185.0	35.0
LP5904TME-3.1/NOPB	DSBGA	YFQ	4	250	210.0	185.0	35.0
LP5904TMX-1.2/NOPB	DSBGA	YFQ	4	3000	210.0	185.0	35.0
LP5904TMX-2.8/NOPB	DSBGA	YFQ	4	3000	210.0	185.0	35.0
LP5904TMX-2.85/NOPB	DSBGA	YFQ	4	3000	210.0	185.0	35.0
LP5904TMX-3.1/NOPB	DSBGA	YFQ	4	3000	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.