www.ti.com

SLLS633C-OCTOBER 2004-REVISED NOVEMBER 2006

#### **FEATURES**

- Dual-Supply Operation . . . ±5 V to ±18 V
- Low Noise Voltage . . . 4.5 nV/√Hz
- Low Input Offset Voltage . . . 0.15 mV
- Low Total Harmonic Distortion . . . 0.002%
- High Slew Rate . . . 7 V/μs
- High-Gain Bandwidth Product . . . 16 MHz
- High Open-Loop AC Gain . . . 800 at 20 kHz
- Large Output-Voltage Swing . . . 14.1 V to –14.6 V
- Excellent Gain and Phase Margins

# OUT1 1 8 V<sub>CC+</sub> IN1- 3 6 N2V<sub>CC-</sub> 4 5 N2+

### **DESCRIPTION/ORDERING INFORMATION**


The MC33078 is a bipolar dual operational amplifier with high-performance specifications for use in quality audio and data-signal applications. This device operates over a wide range of single- and dual-supply voltages and offers low noise, high-gain bandwidth, and high slew rate. Additional features include low total harmonic distortion, excellent phase and gain margins, large output voltage swing with no deadband crossover distortion, and symmetrical sink/source performance.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>		
	PDIP – P	Tube of 50	MC33078P	MC33078P		
	SOIC - D	Tube of 75	MC33078D	M22070		
-40°C to 85°C		Reel of 2500	MC33078DR	→ M33078		
	VOCOD/MOCD DOV	Reel of 2500	MC33078DGKR	MAY		
	VSSOP/MSOP – DGK	Reel of 250	MC33078DGKT	MY_		

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **SYMBOL (EACH AMPLIFIER)**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> DGK: The actual top-side marking has one additional character that designates the assembly/test site.

### MC33078

### **DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER**

SLLS633C-OCTOBER 2004-REVISED NOVEMBER 2006



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V <sub>CC+</sub>	Supply voltage <sup>(2)</sup>			18	V		
V <sub>CC</sub> -	Supply voltage <sup>(2)</sup>			-18	V		
$V_{CC+} - V_{CC-}$	Supply voltage	Supply voltage					
	Input voltage, either input <sup>(2)(3)</sup>	V	<sub>CC+</sub> or V <sub>CC</sub>	V			
	Input current <sup>(4)</sup>		±10	mA			
	Duration of output short circuit <sup>(5)</sup>			Unlimited			
		D package		97			
$\theta_{JA}$	Package thermal impedance, junction to free air (6)(7)	DGK package	172		°C/W		
			85				
TJ	Operating virtual junction temperature			150	°C		
T <sub>stg</sub>	Storage temperature range		-65	150	°C		

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to the midpoint between  $\dot{V}_{CC+}$  and  $\dot{V}_{CC-}$ .
- 3) The magnitude of the input voltage must never exceed the magnitude of the supply voltage.
- (4) Excessive input current will flow if a differential input voltage in excess of approximately 0.6 V is applied between the inputs, unless some limiting resistance is used.
- (5) The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure the maximum dissipation rating is not exceeded.
- (6) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (7) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**

		MIN	MAX	UNIT
V <sub>CC</sub> -	Supply voltage	<b>-</b> 5	-18	\/
V <sub>CC+</sub>	Supply voltage	5	18	V
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C

SLLS633C-OCTOBER 2004-REVISED NOVEMBER 2006

### **DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER**

### **Electrical Characteristics**

 $V_{CC-}$  = -15 V,  $V_{CC+}$  = 15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT	
V <sub>IO</sub> Input offset voltage		Vo = 0. Rs =	10 Ω, V <sub>CM</sub> = 0	T <sub>A</sub> = 25°C		0.15	2	mV	
*10	mpar onoor voltage	v0 = 0, 115 =	10 11, VCIVI — 0	$T_A = -40^{\circ}C$ to $85^{\circ}C$			3		
$\alpha V_{\text{IO}}$	Input offset voltage temperature coefficient	$V_O = 0, R_S =$	10 $\Omega$ , $V_{CM} = 0$	$T_A = -40^{\circ}C$ to $85^{\circ}C$		2		μV/°C	
	Input bigg ourrent	$V_{\rm O} = 0, V_{\rm CM}$	- 0	$T_A = 25^{\circ}C$		300	750	nA	
I <sub>IB</sub>	Input bias current	$v_O = 0, v_{CM}$	= 0	$T_A = -40^{\circ}C$ to $85^{\circ}C$			800	ПА	
	Input offeet ourrent	$V_{\rm O} = 0$ , $V_{\rm CM}$	0	$T_A = 25^{\circ}C$		25	150	nA	
I <sub>IO</sub>	Input offset current	$v_O = 0, v_{CM}$	= 0	$T_A = -40^{\circ}C$ to $85^{\circ}C$			175		
V <sub>ICR</sub>	Common-mode input voltage range	$\Delta V_{IO} = 5 \text{ mV},$	V <sub>O</sub> = 0		±13	±14		V	
A <sub>VD</sub>	Large-signal differential	D > 2 kg V	140.1/	T <sub>A</sub> = 25°C	90	110		dB	
	voltage amplification	$R_L \ge 2 k\Omega, V_O$	= ±10 V	$T_A = -40^{\circ}C$ to $85^{\circ}C$	85			и <b>Б</b> 	
	Mariana	V <sub>ID</sub> = ±1 V	R <sub>L</sub> = 600 Ω	V <sub>OM+</sub>		10.7			
				V <sub>OM</sub> -		-11.9		V	
M				V <sub>OM+</sub>	13.2	13.8			
$V_{OM}$	Maximum output voltage swing		$R_L = 2k \Omega$	V <sub>OM</sub> -	-13.2	-13.7		V	
İ			$R_1 = 10k \Omega$	V <sub>OM+</sub>	13.5	14.1			
			K <sub>L</sub> = 10K 22	V <sub>OM</sub> -	-14	-14.6			
CMMR	Common-mode rejection ratio	$V_{IN} = \pm 13 \text{ V}$		80	100		dB		
k <sub>SVR</sub> <sup>(1)</sup>	Supply-voltage rejection ratio	$V_{CC+} = 5 \text{ V to}$	15 V, V <sub>CC</sub> = -5 \	80	105		dB		
1	Output abort airquit aurrent	IV 1 = 1 V O:	italit to CND	Source current	15	29		mΛ	
Ios	Output short-circuit current	V <sub>ID</sub>   = 1 V, Ou	alput to GND	Sink current	-20	-37		mA	
1	Cupply ourrent (per phenoal)	V <sub>O</sub> = 0		T <sub>A</sub> = 25°C		2.05	2.5	mA	
Icc	Supply current (per channel)			$T_A = -40^{\circ}C$ to $85^{\circ}C$			2.75		


<sup>(1)</sup> Measured with  $V_{\text{CC}\pm}$  differentially varied at the same time

### **Operating Characteristics**

 $V_{CC-}$  = -15 V,  $V_{CC+}$  = 15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$A_{VD} = 1$ , $V_{IN} = -10$ V to	10 V, $R_L = 2 k\Omega$ , $C_L = 100 pF$	5	7		V/μs
GBW	Gain bandwidth product	f = 100 kHz		10	16		MHz
B <sub>1</sub>	Unity gain frequency	Open loop			9		MHz
(	C-ii-	D 01:0	$C_L = 0 pF$		-11		٩D
G <sub>m</sub>	Gain margin	$R_L = 2 k\Omega$	C <sub>L</sub> = 100 pF	-6			dB
<b>.</b>	Phase margin	D 01:0	$C_L = 0 pF$		55		4
$\Phi_{m}$		$R_L = 2 k\Omega$	C <sub>L</sub> = 100 pF		40		deg
	Amp-to-amp isolation	f = 20 Hz to 20 kHz	f = 20 Hz to 20 kHz				dB
	Power bandwidth	$V_O = 27 V_{(PP)}, R_L = 2 k\Omega$	2, THD ≤ 1%		120		kHz
THD	Total harmonic distortion	$V_{O} = 3 V_{rms}, A_{VD} = 1, R_{L}$	_ = 2 kΩ, f = 20 Hz to 20 kHz		0.002		%
Z <sub>o</sub>	Open-loop output impedance	V <sub>O</sub> = 0, f = 9 MHz			37		Ω
r <sub>id</sub>	Differential input resistance	$V_{CM} = 0$	V <sub>CM</sub> = 0				kΩ
C <sub>id</sub>	Differential input capacitance	V <sub>CM</sub> = 0		12		pF	
$V_n$	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega$		4.5		nV/√ <del>Hz</del>	
In	Equivalent input noise current	f = 1 kHz	f = 1 kHz				pA/√ <del>Hz</del>






NOTE: All capacitors are non-polarized.

Figure 1. Voltage Noise Test Circuit (0.1 Hz to 10 Hz)




### **TYPICAL CHARACTERISTICS**


# INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE




#### INPUT BIAS CURRENT VS SUPPLY VOLTAGE



# INPUT BIAS CURRENT vs TEMPERATURE




# INPUT OFFSET VOLTAGE vs TEMPERATURE












# INPUT COMMON-MODE VOLTAGE HIGH PROXIMITY TO V<sub>CC+</sub> vs TEMPERATURE



# OUTPUT SATURATION VOLTAGE PROXIMITY TO $V_{CC+}$ vs LOAD RESISTANCE




#### OUTPUT SATURATION VOLTAGE PROXIMITY TO V<sub>CC</sub>-VS LOAD RESISTANCE







# OUTPUT SHORT-CIRCUIT CURRENT vs TEMPERATURE




SUPPLY CURRENT vs
TEMPERATURE



CMRR vs FREQUENCY




PSSR vs FREQUENCY







# GAIN BANDWIDTH PRODUCT vs SUPPLY VOLTAGE




# GAIN BANDWIDTH PRODUCT vs TEMPERATURE



OUTPUT VOLTAGE vs SUPPLY VOLTAGE




#### OUTPUT VOLTAGE vs FREQUENCY



**OPEN-LOOP GAIN** 





### **TYPICAL CHARACTERISTICS (continued)**




V<sub>cc+</sub>/-V<sub>cc-</sub> - Supply Voltage - V

**OUTPUT IMPEDANCE** 









**CROSSTALK REJECTION** 




### TOTAL HARMONIC DISTORTION VS FREQUENCY




# TOTAL HARMONIC DISTORTION VS OUTPUT VOLTAGE



SLEW RATE vs SUPPLY VOLTAGE




SLEW RATE vs TEMPERATURE












GAIN AND PHASE MARGIN
VS
OUTPUT LOAD CAPACITANCE



OVERSHOOT
vs
OUTPUT LOAD CAPACITANCE




INPUT VOLTAGE AND CURRENT NOISE
vs
FREQUENCY







### INPUT REFERRED NOISE VOLTAGE vs SOURCE RESISTANCE




# GAIN AND PHASE MARGIN vs DIFFERENTIAL SOURCE RESISTANCE



### LARGE SIGNAL TRANSIENT RESPONSE (A<sub>V</sub> = 1)




### LARGE SIGNAL TRANSIENT RESPONSE $(A_V = -1)$






### **SMALL SIGNAL TRANSIENT RESPONSE**



### LOW\_FREQUENCY NOISE





#### **APPLICATION INFORMATION**

### **Output Characteristics**

All operating characteristics are specified with 100-pF load capacitance. The MC33078 can drive higher capacitance loads. However, as the load capacitance increases, the resulting response pole occurs at lower frequencies, causing ringing, peaking, or oscillation. The value of the load capacitance at which oscillation occurs varies from lot to lot. If an application appears to be sensitive to oscillation due to load capacitance, adding a small resistance in series with the load should alleviate the problem (see Figure 2).




Figure 2. Output Characteristics





10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MC33078D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	MC33078P	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### PACKAGE OPTION ADDENDUM

10-Jun-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF MC33078:

Enhanced Product: MC33078-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

### PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All ulmensions are nomina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MC33078DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
MC33078DGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
MC33078DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
MC33078DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Aug-2017



#### \*All dimensions are nominal

7 III GITTIOTIOTOTIC GITC TIGITITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MC33078DGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
MC33078DGKT	VSSOP	DGK	8	250	220.0	205.0	50.0
MC33078DR	SOIC	D	8	2500	340.5	338.1	20.6
MC33078DR	SOIC	D	8	2500	367.0	367.0	35.0

### D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



### D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### DGK (S-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



### DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.