













### OPA171-Q1, OPA2171-Q1, OPA4171-Q1


SBOS556C -JUNE 2011-REVISED DECEMBER 2015

# OPAx171-Q1 36-V, Single-Supply, General-Purpose Operational Amplifier

#### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following:
  - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
  - Device HBM ESD Classification Level:
    - Level 3A for OPA171-Q1
    - Level 3A for OPA2171-Q1
    - Level 2 OPA4171-Q1
  - Device CDM ESD Classification Level
    - Level C4A for OPA171-Q1
    - Level C6 for OPA2171-Q1
    - Level C6 for OPA4171-Q1
- Supply Range: 2.7 to 36 V, ±1.35 to ±18 V
- Low Noise: 14 nV/√Hz
- Low Offset Drift: ±0.3 μV/°C (typ)
- RFI Filtered Inputs
- Input Range Includes the Negative Supply
- Input Range Operates to Positive Supply
- · Rail-to-Rail Output
- Gain Bandwidth: 3 MHz
- Low Quiescent Current: 475 μA per Amplifier
- High Common-Mode Rejection: 120 dB (typ)
- Low Input Bias Current: 8 pA
- Industry-Standard Package:
  - 5-Pin Small-Outline Transistor SOT-23 (DBV)
     Package

### Offset Voltage vs Common-Mode Voltage



## 2 Applications

- Tracking Amplifier in Power Modules
- Merchant Power Supplies
- Transducer Amplifiers
- Bridge Amplifiers
- Temperature Measurements
- Strain Gauge Amplifiers
- · Precision Integrators
- Battery-Powered Instruments
- Test Equipment

## 3 Description


The OPA171-Q1 family of devices is a 36-V, single-supply, low-noise operational amplifier (op amp) with the ability to operate on supplies ranging from 2.7 V (±1.35 V) to 36 V (±18 V). This device is available in micro-packages and offers low offset, drift, and bandwidth with low quiescent current. The single, dual, and quad versions all have identical specifications for maximum design flexibility.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA171-Q1	SOT-23 (5)	2.90 mm x 1.60 mm
ODA2474 O4	SOIC (8)	4.90 mm × 3.91 mm
OPA2171-Q1	VSSOP (8)	3.00 mm × 3.00 mm
ODA 4474 O4	SOIC (14)	8.65 mm x 3.91 mm
OPA4171-Q1	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Offset Voltage vs Power Supply





## **Table of Contents**

1	Features 1		8.3 Feature Description	1
2	Applications 1		8.4 Device Functional Modes	17
3	Description 1	9	Application and Implementation	18
4	Revision History2		9.1 Application Information	18
5	Description (continued)3		9.2 Typical Application	19
6	Pin Configuration and Functions	10	Power Supply Recommendations	2 <sup>2</sup>
7	Specifications4	11	Layout	2 <sup>-</sup>
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	2
	7.2 ESD Ratings		11.2 Layout Example	2
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	22
	7.4 Thermal Information — OPA171-Q1 and OPA2171-		12.1 Documentation Support	2
	Q1		12.2 Related Links	2
	7.5 Thermal Information — OPA4171-Q1 5		12.3 Community Resource	<mark>2</mark> :
	7.6 Electrical Characteristics 5		12.4 Trademarks	23
	7.7 Typical Characteristics 8		12.5 Electrostatic Discharge Caution	2
8	Detailed Description 15		12.6 Glossary	23
	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		Information	23

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision B (December 2014) to Revision C	Page
•	Changed the ESD classification levels for HBM and CDM in the Features list	1
•	Added the 8-pin VSSOP (DGK) package option for the OPA2171-Q1 device	1
<u>•</u>	Clarified the ESD values for each device in the ESD Ratings table	5
CI	nanges from Revision A (September 2012) to Revision B	Page
•	Added the Handling Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
<u>•</u>	Added the OPA2171-Q1 and OPA4171-Q1 devices to the data sheet	1
CI	nanges from Original (June, 2011) to Revision A	Page
•	Added second bullet to Features: AEC-Q100 Test Guidance With the Following Results: –Device Temperature Grade1: -40°C to 125°C Ambient Operating Temperature Range –Device HBM ESD Classification Level H2 –Device CDM ESD Classification Level C3A	1
•	Added classification levels to ESD ratings in Absolute Maximum Ratings table.	4
•	Added row to Absolute Maximum Ratings table: Latch-up per JESD78D with Class 1 value	4

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated





## 5 Description (continued)

Unlike most op amps, which are specified at only one supply voltage, the OPAx171-Q1 family of devices is specified from 2.7 to 36 V. Input signals beyond the supply rails do not cause phase reversal. The OPAx171-Q1 family of devices is stable with capacitive loads up to 300 pF. The input can operate 100 mV below the negative rail and within 2 V of the top rail during normal operation. The device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.


The OPAx171-Q1 op amp is specified from -40°C to +125°C.

## 6 Pin Configuration and Functions





#### D or DGK Package 8-Pin SOIC or VSSOP OPA2171-Q1 Top View




Pin Functions — SOT-23 (5), SOIC (8), and VSSOP (8) Packages

	PIN			
NAME	OPA171-Q1 SOT-23 (5)	OPA2171-Q1 SOIC AND VSSOP (8)	1/0	DESCRIPTION
+IN	3	_	Ι	Noninverting input
+IN A	_	3	ı	Noninverting input, channel A
+IN B	_	5	I	Noninverting input, channel B
-IN	4	_	I	Inverting input
-IN A	_	2	I	Inverting input, channel A
–IN B	_	6	I	Inverting input, channel B
OUT	1	_	0	Output
OUT A	_	1	0	Output, channel A
OUT B	_	7	0	Output, channel B
V+	5	7	_	Positive (highest) power supply
V-	2	4	_	Negative (lowest) power supply



#### D and PW Packages 14-Pin SOIC and TSSOP OPA4171-Q1 Top View



## Pin Functions — SOIC (14) and TSSOP (14) Packages

	PIN		Coro (r.), ama rocci (r.), rachago
NAME	NO.	I/O	DESCRIPTION
+IN A	3	I	Noninverting input, channel A
+IN B	5	I	Noninverting input, channel B
+IN C	10	I	Noninverting input, channel C
+IN D	12	I	Noninverting input, channel D
-IN A	2	I	Inverting input, channel A
–IN B	6	I	Inverting input, channel B
-IN C	9	I	Inverting input, channel C
–IN D	13	I	Inverting input, channel D
OUT A	1	0	Output, channel A
OUT B	7	0	Output, channel B
OUT C	8	0	Output, channel C
OUT D	14	0	Output, channel D
V+	4	_	Positive (highest) power supply
V-	11	_	Negative (lowest) power supply

## 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted. (1)

			MIN	MAX	UNIT
Supply voltage				40	V
Cinnal in most to make all	gnal input terminals  Voltage  Current	('	V-) - 0.5	(V+) + 0.5	V
Signal input terminals	Current			±10	mA
Output short circuit (2)			Conti	nuous	
Operating temperature			<b>-</b> 55	150	°C
Junction temperature				150	°C
Latch-up per JESD78D			Clas	ss 1	
Storage temperature, T <sub>stg</sub>			-65	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Short-circuit to ground, one amplifier per package.



### 7.2 ESD Ratings

			VALUE	UNIT
OPA171	-Q1		·	
.,	Electronic Configuration	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±500	V
OPA217	'1-Q1			
	/ <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011	±1000	V
OPA417	'1-Q1		·	
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage (V+ – V–)	4.5 (±2.25)	36 (±18)	V
Specified temperature	-40	125	°C

### 7.4 Thermal Information — OPA171-Q1 and OPA2171-Q1

			OPA		
THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	D (SOIC)	DGK (VSSOP)	UNIT
		5 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	277.3	116.1	186.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	193.3	69.8	78	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	121.2	56.6	107.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	51.8	22.5	15.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	109.5	56.1	106.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Thermal Information — OPA4171-Q1

		OP	OPA4171-Q1		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT	
		14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	51.8	24.4	°C/W	
R <sub>0JB</sub>	Junction-to-board thermal resistance	49.4	59.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	13.5	0.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter	42.2	54.3	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 7.6 Electrical Characteristics

At  $T_A$  = 25°C,  $V_S$  = 2.7 to 36 V,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2, unless otherwise noted. The specified temperature range is  $T_A$  = -40°C to +125°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSE	T VOLTAGE					
Vos	Input offset voltage			0.25	±1.8	mV
	Input offset voltage over temperature			0.3	±2	mV

Copyright © 2011–2015, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

At  $T_A$  = 25°C,  $V_S$  = 2.7 to 36 V,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2, unless otherwise noted. The specified temperature range is  $T_A$  = -40°C to +125°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
dV <sub>OS</sub> /dT	Input offset voltage drift (over temperature)			0.3	±2 <sup>(1)</sup>	μV/°C
PSRR	Input offset voltage over temperature vs power supply	V <sub>S</sub> = 4 to 36 V		1	±3	μV/V
	Channel separation, DC			5		μV/V

<sup>(1)</sup> Not production tested.



## **Electrical Characteristics (continued)**

At  $T_A$  = 25°C,  $V_S$  = 2.7 to 36 V,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2, unless otherwise noted. The specified temperature range is  $T_A$  = -40°C to +125°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT B	IAS CURRENT					
I <sub>B</sub>	Input bias current			±8	±15	pА
	Input bias current over temperature				±3.5	nA
I <sub>OS</sub>	Input offset current			±4		pA
	Input offset current over temperature				±3.5	nA
NOISE						
	Input voltage noise	f = 0.1 Hz to 10 Hz		3		$\mu V_{PP}$
•	Input voltage poice density	f = 100 Hz		25		nV/√ <del>Hz</del>
e <sub>n</sub>	Input voltage noise density	f = 1 kHz		14		nV/√ <del>Hz</del>
INPUT V	OLTAGE	•				
$V_{CM}$	Common-mode voltage range (2)		(V-) - 0.1		(V+) - 2	V
CMDD	Common-mode rejection ratio (over	$V_S = \pm 2 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2$	90	104		dB
CMRR	temperature)	$V_S = \pm 18 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2$	104	120		dB
INPUT IN	MPEDANCE					
	Differential			100    3		MΩ    pF
	Common-mode			6    3		10 <sup>12</sup> Ω    pF
OPEN-LO	OOP GAIN					
A <sub>OL</sub>	Open-loop voltage gain (over temperature)	$V_S$ = +4V to +36V, (V–) + 0.35V < $V_O$ < (V+) – 0.35V	110	130		dB
FREQUE	NCY RESPONSE					
GBP	Gain bandwidth product			3.0		MHz
SR	Slew rate	G = 1		1.5		V/µs
		To 0.1%, V <sub>S</sub> = ±18 V, G = 1, 10-V step		6		μs
t <sub>S</sub>	Settling time	To 0.01% (12 bit), $V_S = \pm 18 \text{ V}$ , $G = 1$ , 10-V step		10		μs
	Overload recovery time	V <sub>±IN</sub> × Gain > V <sub>S</sub>		2		μs
THD+N	Total harmonic distortion + noise	G = 1, f = 1 kHz, V <sub>O</sub> = 3 V <sub>RMS</sub>		0.0002%		
OUTPUT	T					
V <sub>O</sub>	Voltage output swing from rail (over temperature)	$R_L = 10 \text{ k}\Omega, A_{OL} \ge 110 \text{ dB}$	(V-) + 0.35		(V+) - 0.35	V
	Short-circuit current	Sourcing		25		m A
I <sub>SC</sub>	Short-circuit current	Sinking		-35		mA
$C_{LOAD}$	Capacitive load drive		See the 7	ypical Characte	eristics section	pF
R <sub>O</sub>	Open-loop output resistance	f = 1 MHz, I <sub>O</sub> = 0 A		150		Ω
POWER	SUPPLY					
Vs	Specified voltage range		2.7		36	V
$I_Q$	Quiescent current per amplifier	I <sub>O</sub> = 0 A		475	595	μΑ
	Quiescent current per amplifier (over temperature)	I <sub>O</sub> = 0 A			650	μΑ
TEMPER	RATURE					
	Specified range		-40		125	°C
	Operating range		-55		150	°C

<sup>(2)</sup> The input range can be extended beyond (V+) – 2 V up to V+. See the *Typical Characteristics* and *Detailed Description* sections for additional information.

Product Folder Links: OPA171-Q1 OPA2171-Q1 OPA4171-Q1

struments Incorporated Submit Documentation Feedback



## 7.7 Typical Characteristics

 $V_S$  = ±18 V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 100 pF, unless otherwise noted.


**Table 1. Characteristic Performance Measurements** 

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4
Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 5
Offset Voltage vs Power Supply	Figure 6
I <sub>B</sub> and I <sub>OS</sub> vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to Input)	Figure 10
CMRR vs Temperature	Figure 11
PSRR vs Temperature	Figure 12
0.1Hz to 10Hz Noise	Figure 13
Input Voltage Noise Spectral Density vs Frequency	Figure 14
THD+N Ratio vs Frequency	Figure 15
THD+N vs Output Amplitude	Figure 16
Quiescent Current vs Temperature	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Open-Loop Gain and Phase vs Frequency	Figure 19
Closed-Loop Gain vs Frequency	Figure 20
Open-Loop Gain vs Temperature	Figure 21
Open-Loop Output Impedance vs Frequency	Figure 22
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 23, Figure 24
No Phase Reversal	Figure 25
Positive Overload Recovery	Figure 26
Negative Overload Recovery	Figure 27
Small-Signal Step Response (100 mV)	Figure 28, Figure 29
Large-Signal Step Response	Figure 30, Figure 31
Large-Signal Settling Time (10-V Positive Step)	Figure 32
Large-Signal Settling Time (10-V Negative Step)	Figure 33
Short-Circuit Current vs Temperature	Figure 34
Maximum Output Voltage vs Frequency	Figure 35
Channel Separation vs Frequency	Figure 36


Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated
































## 8 Detailed Description

#### 8.1 Overview

The OPAx171-Q1 family of operational amplifiers provide high overall performance, making them ideal for many general-purpose applications. The excellent offset drift of only 1.5  $\mu$ V/°C (maximum) provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, AOL, and superior THD.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Operating Characteristics

The OPAx171-Q1 family of devices is specified for operation from 2.7 to 36 V ( $\pm 1.35$  to  $\pm 18$  V). Many of the specifications apply from  $-40^{\circ}$ C to  $\pm 125^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics* section.

#### 8.3.2 Phase-Reversal Protection

The OPAx171-Q1 family of devices has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx171-Q1 family of devices prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. Figure 37 shows this performance.

Copyright © 2011–2015, Texas Instruments Incorporated

### **Feature Description (continued)**




Figure 37. No Phase Reversal

## 8.3.3 Capacitive Load and Stability

The dynamic characteristics of the OPAx171-Q1 family of devices have been optimized for commonly encountered operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. Figure 38 and Figure 39 show small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, for details of analysis techniques and application circuits, refer to the *Applications Bulletin AB-028* (SBOA015), available for download from TI.com.




Figure 38. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)




Figure 39. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)



#### 8.4 Device Functional Modes

## 8.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the OPAx171-Q1 family of devices extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in Table 2.

**Table 2. Typical Performance Range** 

NIT
V
nV
//°C
dB
dB
lHz
/µs
/√Hz
/ <sub> </sub>

17



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The OPAx171-Q1 operational amplifier provides high overall performance, making it ideal for many general-purpose applications. The excellent offset drift of only 2  $\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the device offers very-good overall performance with high CMRR, PSRR, and A<sub>OL</sub>. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- $\mu$ F capacitors are adequate.

#### 9.1.1 Electrical Overstress

Designers often ask questions about the capability of an op amp to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. Figure 40 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 40. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If the ability of the supply to absorb this current is uncertain, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation.

However, the zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



#### 9.2 Typical Application

## 9.2.1 Capacitive Load Drive Solution Using an Isolation Resistor

The OPA171-Q1 device can be used capacitive loads such as cable shields, reference buffers, MOSFET gates, and diodes. The circuit uses an isolation resistor ( $R_{\rm ISO}$ ) to stabilize the output of an op amp.  $R_{\rm ISO}$  modifies the open loop gain of the system to ensure the circuit has sufficient phase margin.




Figure 41. Unity-Gain Buffer with R<sub>ISO</sub> Stability Compensation

### 9.2.1.1 Design Requirements

The design requirements are:

Supply voltage: 30 V (±15 V)

Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF

Phase margin: 45° and 60°

### 9.2.1.2 Detailed Design Procedure

Figure 42 shows a unity-gain buffer driving a capacitive load. Equation 1 shows the transfer function for the circuit in Figure 42. Not shown in Figure 42 is the open-loop output resistance of the op amp, R<sub>o</sub>.

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function in Equation 1 has a pole and a zero. The frequency of the pole  $(f_p)$  is determined by  $(R_o + R_{ISO})$  and  $C_{LOAD}$ . Components  $R_{ISO}$  and  $C_{LOAD}$  determine the frequency of the zero  $(f_z)$ . A stable system is obtained by selecting  $R_{ISO}$  such that the rate of closure (ROC) between the open-loop gain  $(A_{OL})$  and  $1/\beta$  is 20 dB/decade. Figure 42 shows the concept. The  $1/\beta$  curve for a unity-gain buffer is 0 dB.



## **Typical Application (continued)**




Figure 42. Unity-Gain Amplifier with R<sub>ISO</sub> Compensation

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of R<sub>o</sub>. In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and AC gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. Table 3 lists the overshoot percentage and AC gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the OPA171, refer to the Precision Design, *Capacitive Load Drive Solution using an Isolation Resistor* (TIPD128).

Table 3. Phase Margin versus Overshoot and AC Gain Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
45°	23.3%	2.35 dB
60°	8.8%	0.28 dB

#### 9.2.1.3 Application Curve

The OPA171-Q1 device meets the supply voltage requirements of 30 V. The OPA171-Q1 device was tested for various capacitive loads and  $R_{\rm ISO}$  was adjusted to achieve an overshoot corresponding to Table 3. Figure 43 shows the test results.




Figure 43. R<sub>ISO</sub> vs C<sub>LOAD</sub>



## 10 Power Supply Recommendations

The OPAx171-Q1 family of devices is specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V); many specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

#### **CAUTION**

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For detailed information on bypass capacitor placement, see the *Layout* section.

## 11 Layout

## 11.1 Layout Guidelines


For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
  planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically
  separate digital and analog grounds paying attention to the flow of the ground current. See Circuit Board
  Layout Techniques, SLOA089, for detailed information.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 44, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

Copyright © 2011–2015, Texas Instruments Incorporated



#### 11.2 Layout Example






Figure 44. Operational Amplifier Board Layout for Noninverting Configuration

## 12 Device and Documentation Support

## 12.1 Documentation Support

## 12.1.1 Related Documentation

For related documentation see the following:

- Applications Bulletin AB-028, SBOA015
- Capacitive Load Drive Solution using an Isolation Resistor, TIDU032
- Circuit Board Layout Techniques, SLOA089

## 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA171-Q1	Click here	Click here	Click here	Click here	Click here
OPA2171-Q1	Click here	Click here	Click here	Click here	Click here
OPA4171-Q1	Click here	Click here	Click here	Click here	Click here



### 12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2015, Texas Instruments Incorporated





24-Feb-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA171AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OULQ	Samples
OPA2171AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2171	Samples
OPA2171AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	2171AQ	Samples
OPA4171AQDRQ1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4171Q1	Samples
OPA4171AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	O4171Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

24-Feb-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA171-Q1, OPA2171-Q1, OPA4171-Q1:

Catalog: OPA171, OPA2171, OPA4171

■ Enhanced Product: OPA2171-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA171AQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA2171AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2171AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4171AQDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4171AQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

7 til difficilisions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA171AQDBVRQ1	SOT-23	DBV	5	3000	202.0	201.0	28.0
OPA2171AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2171AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
OPA4171AQDRQ1	SOIC	D	14	2500	367.0	367.0	38.0
OPA4171AQPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.