



Sample &

Buy









#### OPA340, OPA2340, OPA4340

SBOS073C - SEPTEMBER 1997 - REVISED AUGUST 2016

## OPAx340 Single-Supply, Rail-to-Rail Operational Amplifiers MicroAmplifier™ Series

#### 1 Features

- Rail-to-Rail Input
- Rail-to-Rail Output (Within 1 mV)
- MicroSize Packages
- Wide Bandwidth: 5.5 MHz
- High Slew Rate: 6 V/µs
- Low THD + Noise: 0.0007% (f = 1 kHz)
- Low Quiescent Current: 750 µA/Channel
- Single, Dual, and Quad Versions

#### 2 Applications

- Driving A/D Converters
- PCMCIA Cards
- Data Acquisition
- Process Control
- Audio Processing
- Communications
- Active Filters
- Test Equipment

### **3 Description**

The OPA340 series rail-to-rail CMOS operational amplifiers are optimized for low-voltage, single-supply operation. Rail-to-rail input and output and high-speed operation make them ideal for driving sampling analog-to-digital (A/D) converters. They are also well-suited for general purpose and audio applications as well as providing I/V conversion at the output of digital-to-analog (D/A) converters. Single, dual, and quad versions have identical specifications for design flexibility.

The OPA340 series operate on a single supply as low as 2.5 V with an input common-mode voltage range that extends 500 mV below ground and 500 mV above the positive supply. Output voltage swing is to within 1 mV of the supply rails with a 100-k $\Omega$  load. These devices offer excellent dynamic response

(BW = 5.5 MHz, SR = 6 V/ $\mu$ s), yet quiescent current is only 750 A. Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.


The single (OPA340) packages are the tiny 5-pin SOT-23 surface mount, 8-pin SOIC surface mount, and 8-pin DIP. The dual (OPA2340) comes in the miniature 8-pin VSSOP surface mount, 8-pin SOIC surface mount, and 8-pin PDIP packages. The quad (OPA4340) packages are the space-saving 16-pin SSOP surface mount and 14-pin SOIC surface mount. All are specified from -40°C to 85°C and operate from -55°C to 125°C. A SPICE macromodel is available for design analysis.

#### **Device Information**<sup>(1)</sup>

PART NUMBER PACKAGE BODY		BODY SIZE (NOM)
OPA340	SOT-23 (5)	3.00 mm × 3.00 mm
OPA340. OPA2340	PDIP (8)	9.81 mm × 6.35 mm
OPA340, OPA2340	SOIC (8)	4.90 mm × 3.91 mm
OPA2340	VSSOP (8)	3.00 mm × 3.00 mm
0044240	SOIC (14)	8.65 mm × 3.91 mm
OPA4340	SSOP (16)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Copyright © 2016, Texas Instruments Incorporated



2

## **Table of Contents**

8

9

1	Feat	tures 1						
2	Applications 1							
3	Des	cription 1						
4	Rev	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications5						
	6.1	Absolute Maximum Ratings 5						
	6.2	ESD Ratings 5						
	6.3	Recommended Operating Conditions 5						
	6.4	Thermal Information – OPA340 5						
	6.5	Thermal Information – OPA2340 6						
	6.6	Thermal Information – OPA4340 6						
	6.7	Electrical Characteristics6						
	6.8	Typical Characteristics 8						
7	Deta	ailed Description 12						
	7.1	Overview 12						
	7.2	Functional Block Diagram 12						
	7.3	Feature Description 13						

# 11 12 Information ..... 23

## 4 Revision History

#### Changes from Revision B (November 2007) to Revision C

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section.	1
•	Deleted Package/Ordering Information table, see POA at the end of the data sheet	1

#### EXAS STRUMENTS


www.ti.com


Page

ter	nts	
	7.4	Device Functional Modes 15
8	Арр	lication and Implementation 16
	8.1	Application Information 16
	8.2	Typical Applications 16
9	Pow	er Supply Recommendations 19
10	Lay	out 20
	10.1	Layout Guidelines 20
	10.2	Layout Example 20
11	Dev	ice and Documentation Support 21
	11.1	Device Support 21
	11.2	Documentation Support 22
	11.3	Related Links 22
	11.4	Receiving Notification of Documentation Updates 22
	11.5	Community Resources 22
	11.6	Trademarks 22
	11.7	Electrostatic Discharge Caution 22
	11.8	Glossary 23
12	Мес	hanical, Packaging, and Orderable
	1	



#### 5 Pin Configuration and Functions






#### Pin Functions: OPA340

	PIN DESCRIPTION		DESCRIPTION		
NAME	SOT-23	SOIC, PDIP	1/0	DESCRIPTION	
–IN	4	2	I	Negative (inverting) input	
+IN	3	3	I	Positive (noninverting) input	
NC	_	1, 5, 8	—	No internal connection (can be left floating)	
OUT	1	6	0	Output	
V–	2	4	—	Negative (lowest) power supply	
V+	5	7	—	Positive (highest) power supply	


#### OPA2340: P, D, and DGK Packages 8-Pin PDIP, SOIC, and VSSOP Top View




#### Pin Functions: OPA2340

PIN NAME VSSOP, SOIC, PDIP				
		I/O	DESCRIPTION	
–IN A	2	Ι	Negative (inverting) input channel A	
+IN A	3	Ι	Positive (noninverting) input channel A	
–IN B	6	I	Negative (inverting) input channel B	
+IN B	5	I	Positive (noninverting) input channel B	
OUT A	1	0	Output channel A	
OUT B	7	0	Output channel B	
V–	4	_	Negative (lowest) power supply	
V+	8	—	Positive (highest) power supply	







#### Pin Functions: OPA4340

PIN		- I/O	DESCRIPTION		
NAME	SOIC	SSOP	1/0	DESCRIPTION	
–IN A	2	2	I	Negative (inverting) input channel A	
–IN B	6	6	I	Negative (inverting) input channel B	
–IN C	9	11	I	Negative (inverting) input channel C	
–IN D	13	15	I	Negative (inverting) input channel D	
+IN A	3	3	I	Positive (noninverting) input channel A	
+IN B	5	5	I	Positive (noninverting) input channel B	
+IN C	10	12	I	Positive (noninverting) input channel C	
+IN D	12	14	I	Positive (noninverting) input channel D	
NC	_	8, 9		No internal connection (can be left floating)	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
OUT C	8	10	0	Output, channel C	
OUT D	14	16	0	Output, channel D	
V–	11	13	_	Negative (lowest) power supply	
V+	4	4	—	Positive (highest) power supply	

4



#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	Supply voltage		5.5	V
Voltage	Signal input terminals <sup>(2)</sup>	-0.5	0.5	v
Current	Signal input terminals <sup>(2)</sup>		10	mA
Current	Output short circuit <sup>(3)</sup>	Conti	nuous	
	Operating, T <sub>A</sub>	-55	125	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-55	125	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±600	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage	2.7	5.5	V
Specified temperature	-40	125	°C

#### 6.4 Thermal Information – OPA340

		OPA340				
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	P (PDIP)	D (SOIC)	D (SOIC)	UNIT
		5 PINS	8 PINS	8 PINS	14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	207.9	53.1	142	83.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	71.2	42.5	90.2	70.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36.0	30.3	82.5	59.5	°C/W
ΨJT	Junction-to-top characterization parameter	2.0	19.7	39.4	11.6	°C/W
Ψјв	Junction-to-board characterization parameter	35.2	30.2	82	37.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_		_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### OPA340, OPA2340, OPA4340

SBOS073C-SEPTEMBER 1997-REVISED AUGUST 2016

www.ti.com

STRUMENTS

XAS

#### 6.5 Thermal Information – OPA2340

		OPA	OPA2340		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	138.4	169.2	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	89.5	62.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	78.6	89.8	°C/W	
ΨJT	Junction-to-top characterization parameter	29.9	7.5	°C/W	
Ψјв	Junction-to-board characterization parameter	78.1	88.2	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.6 Thermal Information – OPA4340

		OPA4340	
	THERMAL METRIC <sup>(1)</sup>	DBQ (SSOP)	UNIT
		16 PINS	_
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	115.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	67	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	58.3	°C/W
ΨJT	Junction-to-top characterization parameter	19.9	°C/W
Ψјв	Junction-to-board characterization parameter	57.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.7 Electrical Characteristics

At  $T_A = 25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
OFFSET	VOLTAGE						
V <sub>OS</sub>	Input offset voltage		V <sub>S</sub> = 5 V		±150	±500	μV
dV <sub>OS</sub> /dt	Input offset voltage vs ten	nperature	$T_A = -40^{\circ}C$ to 85°C, $V_S = 5 V$		±2.5		µV/°C
	Input offset voltage vs		$V_{\rm S}$ = 2.7 V to 5.5 V, $V_{\rm CM}$ = 0 V		30	120	μV/V
PSRR	power supply	Over temperature				120	µV/°C
	Channel separation, DC				0.2		μV/V
INPUT B	IAS CURRENT						
					±0.2	±10	-
IS	Input bias current	Over temperature	$T_A = -40$ °C to 85°C, $V_S = 5$ V			±60	рА
I <sub>OS</sub>	Input offset current				±0.2	±10	pА
NOISE							
	Input voltage noise		f = 0.1  kHz to 50 kHz		8		$\mu V_{\text{RMS}}$
en	Input voltage noise densit	у	f = 1 kHz		25		nV/√Hz
i <sub>n</sub>	Current noise density		f = 1 kHz		3		fA/√Hz
INPUT V	OLTAGE RANGE						
V <sub>CM</sub>	Common-mode voltage ra	ange		-0.3		(V+) + 0.3	V
			$-0.3 \text{ V} < \text{V}_{\text{CM}} < (\text{V+}) - 1.8 \text{ V}$	80	92		
CMRR	Common-mode rejection	ratio	$V_{S} = 5 \text{ V}, -0.3 \text{ V} < V_{CM} < 5.3 \text{ V}$	70	84		dB
			$V_{\rm S}$ = 2.7 V, -0.3 V < $V_{\rm CM}$ < 3 V	66	80		

(1)  $V_{\rm S} = 5 \, \rm V.$ 



#### **Electrical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.

	PARAMETER		TEST CONDITIONS	MIN TY	P <sup>(1)</sup> MAX	UNIT		
INPUT IN	MPEDANCE							
	Differential			10 <sup>13</sup>	3	$\Omega \parallel pl$		
	Common-mode			10 <sup>13</sup>	6	$\Omega \parallel p$		
OPEN-LO	OOP GAIN							
			$R_L = 100 k\Omega,$ 5 mV < V <sub>O</sub> < (V+) – 5 mV	106	124			
			$R_L = 10 k\Omega,$ 5 mV < V <sub>O</sub> < (V+) – 50 mV	100	120			
			$R_L = 2 k\Omega$ , 200 mV < V <sub>O</sub> < (V+) - 200 mV	94	114			
A <sub>OL</sub>	Open-loop voltage gain		$ \begin{array}{l} {R_L} = 100 \; k\Omega, \\ 5 \; mV < V_O < (V+) - 5 \; mV, \\ {T_A} = -40^\circ C \; to \; 85^\circ C, \; V_S = 5 \; V \end{array} $	106		dB		
		Over temperature		100				
				94				
FREQUE	NCY RESPONSE							
GBW	Gain-bandwidth product		G = 1		5.5	MHz		
SR	Slew rate		$V_{S} = 5 V, G = 1, C_{L} = 100 \text{ pF}$		6	V/µs		
	Settling time, 0.1%		$V_{S} = 5 V, 2-V \text{ step}, C_{L} = 100 \text{ pF}$		1	μs		
	Settling time, 0.01%		$V_{S} = 5 V, 2-V \text{ step}, C_{L} = 100 \text{ pF}$		1.6	μs		
	Overload recovery time		$V_{IN} \times G = V_S$		0.2	μs		
THD+N	Total harmonic distortion +	noise	$V_{S} = 5 V, V_{O} = 3V_{PP}^{(2)}, G = 1, f = 1 \text{ kHz}$	0.0007%				
OUTPUT	-							
			$R_L = 100 \text{ k}\Omega,  A_{OL} \ge 106 \text{ dB}$		1 5			
			$R_L = 10 \text{ k}\Omega, A_{OL} \ge 106 \text{ dB}$		10			
			$R_L = 2 \text{ k}\Omega, A_{OL} \ge 106 \text{ dB}$		40			
	Voltage output swing from rail <sup>(2)</sup>		$R_L$ = 100 kΩ, $A_{OL}$ ≥ 106 dB, $T_A$ = −40°C to 85°C, $V_S$ = 5 V		5	mV		
		Over temperature	$ \begin{array}{l} R_L = 10 \; k\Omega, \; A_{OL} \geq 106 \; dB, \\ T_A = -40^\circ C \; to \; 85^\circ C, \; V_S = 5 \; V \end{array} $		50			
			$\begin{array}{l} R_{L} = 2 \; k\Omega, \; A_{OL} \geq 106 \; dB, \\ T_{A} = -40^{\circ} C \; to \; 85^{\circ} C, \; V_{S} = 5 \; V \end{array}$		200			
I <sub>SC</sub>	Short-circuit current				±50	mA		
C <sub>LOAD</sub>	Capacitive load drive			See Typical Cha	racteristics			
POWER	SUPPLY							
Vs	Specified voltage range			2.7	5	V		
	Operating voltage range		Lower end		2.5	V		
		1	Higher end	5.5		v		
Quiescent current			$I_0 = 0, V_S = 5 V$	-	750 950	μA		
Ι <sub>Q</sub>	(per amplifier)	Over temperature	$I_0 = 0, V_S = 5 V, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ 100					
TEMPER	ATURE RANGE							
	Specified range			-40	85	°C		
	Operating range			-55	125	°C		
	Storage range			-55	125	°C		

(2) Output voltage swings are measured between the output and power-supply rails.


SBOS073C-SEPTEMBER 1997-REVISED AUGUST 2016

TEXAS INSTRUMENTS

www.ti.com

#### 6.8 Typical Characteristics

At  $T_A = 25^{\circ}C$ ,  $V_S = 5$  V, and  $R_L = 10$  k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.




8



#### **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C,  $V_S = 5$  V, and  $R_L = 10 \text{ k}\Omega$  connected to  $V_S/2$ , unless otherwise noted.



#### OPA340, OPA2340, OPA4340

SBOS073C-SEPTEMBER 1997-REVISED AUGUST 2016


www.ti.com

STRUMENTS

EXAS


#### **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C,  $V_S = 5$  V, and  $R_L = 10$  k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.





#### **Typical Characteristics (continued)**



Copyright © 1997-2016, Texas Instruments Incorporated

#### 7 Detailed Description

#### 7.1 Overview

The OPA340 series operational amplifiers are fabricated on a state-of-the-art, 0.6-micron CMOS process. These devices are unity-gain stable and suitable for a wide range of general-purpose applications. Rail-to-rail input and output make them ideal for driving sampling A/D converters. In addition, excellent AC performance makes them well-suited for audio applications. The class AB output stage is capable of driving 600- $\Omega$  loads series and extends 500 mV beyond the supply. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Figure 23 shows the input and output waveforms for the OPA340 in unity-gain configuration. Operation is from a single 5-V supply with a 10-k $\Omega$  load connected to V/2. The input is a 5-V<sub>PP</sub> sinusoid. Output voltage is approximately 4.98 V<sub>PP</sub>. Power-supply pins must be bypassed with 0.01-µF ceramic capacitors.





Figure 23. Rail-to-Rail Input and Output

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description


The OPA340 series operational amplifiers are fully specified from 2.7 V to 5 V. However, supply voltage may range from 2.5 V to 5.5 V. Parameters are ensured over the specified supply range—a unique feature of the OPA340 series. In addition, many specifications apply from -40°C to 85°C. Most behavior remains virtually unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltages or temperature are shown in the *Typical Characteristics*.

#### 7.3.2 Rail-to-Rail Input

The input common-mode voltage range of the OPA340 series extends 500 mV beyond the supply rails. This extended range is achieved with a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3 V to 500 mV above the positive supply, while the P-channel pair is on for inputs from 500 mV below the negative supply to approximately (V+) - 1.3 V. There is a small transition region, typically (V+) - 1.5 V to (V+) - 1.1 V, in which both pairs are on. This 400-mV transition region can vary ±300 mV with process variation. Thus, the transition region (both stages on) can range from (V+) - 1.8 V to (V+) - 1.4 V on the low end, up to (V+) - 1.2 V to (V+) - 0.8 V on the high end.

OPA340 series operational amplifiers are laser-trimmed to the reduce offset voltage difference between the Nchannel and P-channel input stages, resulting in improved common-mode rejection and a smooth transition between the N-channel pair and the P-channel pair. However, within the 400-mV transition region PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to operation outside this region.

A double-folded cascode adds the signal from the two input pairs and presents a differential signal to the class AB output stage. Normally, input bias current is approximately 200 fA; however, input voltages exceeding the power supplies by more than 500 mV can cause excessive current to flow in or out of the input pins. Momentary voltages greater than 500 mV beyond the power supply can be tolerated if the current on the input pins is limited to 10 mA. This current limiting is easily accomplished with an input resistor, as shown in Figure 24. Many input signals are inherently current-limited to less than 10 mA; therefore, a limiting resistor is not required.



Copyright © 2016, Texas Instruments Incorporated

#### Figure 24. Input Current Protection for Voltages Exceeding the Supply Voltage

#### 7.3.3 Rail-to-Rail Output

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For light resistive loads (> 50 k $\Omega$ ), the output voltage is typically a few millivolts from the supply rails. With moderate resistive loads (2 k $\Omega$  to 50 k $\Omega$ ), the output can swing to within a few tens of millivolts from the supply rails and maintain high open-loop gain (see Figure 15).

#### 7.3.4 Capacitive Load and Stability

OPA340 series operational amplifiers can drive a wide range of capacitive loads. However, all operational amplifiers under certain conditions can become unstable. operational amplifier configuration, gain, and load value are some of the factors to consider when determining stability. An operational amplifier in unity-gain configuration is most susceptible to the effects of capacitive load. The capacitive load reacts with the output resistance of the operational amplifier, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin. In unity-gain configuration, the OPA340 series operational amplifiers perform well, with a pure capacitive load up to approximately 1000 pF. Increasing gain enhances the amplifier ability to drive more capacitance (see Figure 21).


Copyright © 1997–2016, Texas Instruments Incorporated



#### Feature Description (continued)

One method of improving capacitive load drive in the unity-gain configuration is to insert a  $10-\Omega$  to  $20-\Omega$  resistor in series with the output, as shown in Figure 25. This resistor significantly reduces ringing with large capacitive loads. However, if there is a resistive load in parallel with the capacitive load, it creates a voltage divider introducing a DC error at the output and slightly reduces output swing. This error can be insignificant. For instance, with  $R_L = 10 \ k\Omega$  and  $R_S = 20 \ \Omega$ , there is only an approximate 0.2% error at the output.

When used with the miniature package options of the OPA340 series, the combination is ideal for space-limited and low-power applications. For further information, consult the ADS7816 data sheet, *12-Bit High Speed Micro Power Sampling Analog-To-Digital Converter* (SBAS061). With the OPA340 in a noninverting configuration, an RC network at the output of the amplifier can be used to filter high-frequency noise in the signal (see Figure 26). In the inverting configuration, filtering may be accomplished with a capacitor across the feedback resistor (see Figure 27).




Copyright © 2016, Texas Instruments Incorporated

#### Figure 25. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive

#### 7.3.5 Driving A/D Converters

The OPA340 series operational amplifiers are optimized for driving medium-speed (up to 100 kHz) sampling A/D converters. However, they also offer excellent performance for higher speed converters. The OPA340 series provides an effective means of buffering the converter input capacitance and resulting charge injection while providing signal gain. Figure 26 and Figure 27 show the OPA340 driving an ADS7816. The ADS7816 is a 12-bit, micro-power sampling converter in the tiny 8-pin VSSOP package.



Copyright © 2016, Texas Instruments Incorporated

Figure 26. OPA340 in Noninverting Configuration Driving ADS7816



#### Feature Description (continued)




Figure 27. OPA340 in Inverting Configuration Driving ADS7816




Figure 28. Speech Bandpass Filter

#### 7.4 Device Functional Modes

The OPAx340 has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V ( $\pm$ 1.35 V). The maximum power supply voltage for the OPAx340 is 5.5 V ( $\pm$ 2.75 V).

TEXAS INSTRUMENTS

www.ti.com

#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The OPAx340 amplifier is a single-supply, CMOS operational amplifier with 5.5-MHz unity-gain bandwidth and supply current of 950  $\mu$ A. Its performance is optimized for low-voltage (2.7 V to 5.5 V), single-supply applications, with its input common-mode voltage linear range extending 300 mV beyond the rails and the output voltage swing within 5 mV of either rail. The OPAx340 series features wide bandwidth and unity-gain stability with rail-to-rail input and output for increased dynamic range. Power-supply pins must be bypassed with 0.01- $\mu$ F ceramic capacitors.

#### 8.2 **Typical Applications**

#### 8.2.1 Single-Pole, Low-Pass Filter

Figure 29 shows the OPA340 in a typical noninverting application with the input signal bandwidth limited by the input lowpass filter.




Figure 29. Single-Pole, Low-Pass Filter

Equation 1 through Equation 2 show calculations for corner frequency and gain:

$$f_{-3 dB} = \frac{1}{2\pi R_1 C_1}$$

$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1 C_1}\right)$$
(2)



#### **Typical Applications (continued)**

#### 8.2.1.1 Design Requirements

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as shown in Figure 29. If a steeper attenuation level is required, a two-pole or higher-order filter may be used.

#### 8.2.1.2 Detailed Design Procedure

The design goals for this circuit include these parameters:

- A noninverting gain of 10 V/V (20 dB)
- Design a single-pole response circuit with –3-dB rolloff at 15.9 kHz and 159 Hz
- Modify the design to increase attenuation level to -40 dB/decade (Sallen-Key Filter)

Use these design values:

- C<sub>1</sub> = 0 nF, 10 nF, 1 μF
- $R_1 = 1 k\Omega$
- $R_G = 10 \ k\Omega$
- R<sub>F</sub> = 90 kΩ

Figure 30 shows how the output voltage of OPA340 changes over frequency depending on the value of C<sub>1</sub> with a constant R<sub>1</sub> of 1 k $\Omega$ . Without any filtering of the input signal (C<sub>1</sub> = 0), the -3-dB effective bandwidth is a function of the OPA340 unity-gain bandwidth and closed-loop gain, f<sub>(-3dB)</sub> = UGBW/A<sub>CL</sub>, where A<sub>CL</sub> is closed-loop gain and UGBW denotes unity-gain bandwidth. Thus, for a closed-loop gain = 10, f<sub>(-3dB)</sub> = 1 MHz/10 =100 kHz; see Figure 30.

To further limit the output bandwidth, an appropriate choice of C<sub>1</sub> must be made: for C<sub>1</sub> = 10 nF,  $f_{C} = \frac{1}{2\pi \times R_{1}C_{1}} = \frac{1}{2\pi \times 1^{3} \times 1^{-8}} = 15.9 \text{ kHz}.$ 

To further limit the bandwidth, a larger C<sub>1</sub> must be used: choosing C<sub>1</sub> = 1  $\mu$ F,

$$f_{c} = \frac{1}{2\pi \times R_{1}C_{1}} = \frac{1}{2\pi \times 1^{3} \times 1^{-6}} = 159 \text{ Hz (see Figure 30).}$$

#### 8.2.1.3 Application Curve





Figure 30. OPA340 Single-Pole AC Gain vs Frequency Response

#### **Typical Applications (continued)**

#### 8.2.2 Two-Pole, Low-Pass Filter

If even more attenuation is required, a multiple pole filter is required. The Sallen-Key filter may be used for this task, as shown in Figure 31. For best results, the amplifier must have effective bandwidth that is at least 10 times higher than the filter cutoff frequency. Failure to follow this guideline results in a phase shift of the amplifier, which in turn leads to lower precision of the filter bandwidth. Additionally, to minimize the loading effect between multiple RC pairs on overall the filter cutoff frequency, choose  $R = 10 \times R_1$  and  $C_2 = C1/10$ ; see Figure 32.



Copyright © 2016, Texas Instruments Incorporated

Figure 31. Two-Pole, Lowpass Filter

Equation 3 through Equation 5 show calculations for corner frequency and gain:

$$f_{c} = \frac{1}{2\pi\sqrt{R_{1}C_{1}R_{2}C_{2}}}$$

$$V_{OUT(s)} = G(2\pi f_{c})^{2}$$
(3)

$$\overline{V_{IN(s)}} = \frac{1}{s^2 + 2\zeta(2\pi f_c)s + (2\pi f_c)^2}$$

$$G = \frac{R_G + R_F}{R_F}$$
(4)

$$\overline{\mathsf{R}}_{\mathsf{G}}$$
 (5)

#### 8.2.2.1 Detailed Design Procedure

Use these design values:

- C<sub>1</sub> = 10 nF and C<sub>2</sub> = 1 nF
- $R_1 = 1 \text{ k}\Omega$  and  $R_2 = 10 \text{ k}\Omega$
- R<sub>G</sub> = 10 kΩ
- R<sub>F</sub> = 90 kΩ

Figure 32 shows the Sallen-Key filter second-order response for different RC values: for R and C values above,


$$f_{\rm C} = \frac{1}{2\pi\sqrt{R_1C_1R_2C_2}} = \frac{1}{2\pi\sqrt{1^3 \times 1^{-8} \times 1^4 \times 1^{-9}}} = 15.9 \text{ kHz}.$$

To further limit the bandwidth, a larger RC value must be used: increasing C values 100 times, such as  $C_1 = 1 \ \mu F$  and  $C_2 = 0.1 \ \mu F$ , with unchanged resistors, results in the second-order rolloff at  $f_C = \frac{1}{2\pi\sqrt{R_1C_1R_2C_2}} = \frac{1}{2\pi\sqrt{1^3 \times 1^{-6} \times 1^4 \times 1^{-7}}} = 159 \text{ Hz}$ . See Figure 32.



#### **Typical Applications (continued)**

8.2.2.2 Application Curve





#### 9 Power Supply Recommendations

The OPAx340 is specified for operation from 2.7 V to 5.5 V ( $\pm$ 1.35 V to  $\pm$ 2.75 V).

**CAUTION** Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings*).

TI recommends placing  $0.1-\mu F$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.

Texas Instruments


#### 10 Layout

#### **10.1 Layout Guidelines**

Pay attention to good layout practices. Keep traces short and when possible, use a printed-circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1- $\mu$ F capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic interference (EMI) susceptibility.


Operational amplifiers vary in susceptibility to radio frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or DC signal levels with changes in the interfering RF signal. The OPA340 is specifically designed to minimize susceptibility to RFI and demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields can still cause varying offset levels.

#### **10.2 Layout Example**



Copyright © 2016, Texas Instruments Incorporated









#### 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 TINA-TI<sup>™</sup> (Free Software Download)

TINA<sup>™</sup> is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI<sup>™</sup> is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional DC, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

**NOTE** These files require that either the TINA software (from DesignSoft<sup>™</sup>) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 11.1.1.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (MSOP-8), DBV (SOT23-6, SOT23-5 and SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

#### 11.1.1.3 Universal Operational Amplifier EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP and SOT23 packages are all supported.

#### NOTE

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several operational amplifier device samples when ordering the Universal Op Amp EVM.

#### 11.1.1.4 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/.

#### 11.1.1.5 WEBENCH<sup>®</sup> Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.



#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation, see the following application reports and publications (available for download from www.ti.com):

- 12-Bit High Speed Micro Power Sampling Analog-To-Digital Converter (SBAS061)
- A Dual-Polarity, Bidirectional Current-Shunt Monitor (SLYT311)
- OPA340, OPA2340, OPA4340 EMI Immunity Performance (SBOZ010)
- Getting the Full Potential from your ADC (SBAA069)
- Feedback Plots Define Op Amp AC Performance (SBOA015)
- Capacitive Load Drive Solution Using an Isolation Resistor (TIPD128)
- Circuit Board Layout Techniques (SLOA089)

#### 11.3 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA340	Click here	Click here	Click here	Click here	Click here
OPA2340	Click here	Click here	Click here	Click here	Click here
OPA4340	Click here	Click here	Click here	Click here	Click here

#### Table 1. Related Links

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

MicroAmplifier, TINA-TI, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. TINA, DesignSoft are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

#### 11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



#### 11.8 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Mar-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2340EA/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR		(4/5) A40A	Samples
OPA2340EA/250G4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR		A40A	Samples
OPA2340EA/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR		A40A	Samples
OPA2340EA/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR		A40A	Samples
OPA2340PA	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA2340PA	Samples
OPA2340PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA2340PA	Samples
OPA2340UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2340UA	Samples
OPA2340UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		OPA 2340UA	Samples
OPA2340UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		OPA 2340UA	Samples
OPA2340UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2340UA	Samples
OPA340NA/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A40	Samples
OPA340NA/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A40	Samples
OPA340NA/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A40	Samples
OPA340NA/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A40	Samples
OPA340PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA340PA	Samples
OPA340PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA340PA	Samples
OPA340UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 340UA	Samples



## PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA340UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 340UA	Samples
OPA340UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 340UA	Samples
OPA340UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 340UA	Samples
OPA4340EA/250	ACTIVE	SSOP	DBQ	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4340EA	Samples
OPA4340EA/250G4	ACTIVE	SSOP	DBQ	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4340EA	Samples
OPA4340EA/2K5	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4340EA	Samples
OPA4340EA/2K5G4	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4340EA	Samples
OPA4340UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4340UA	Samples
OPA4340UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4340UA	Samples
OPA4340UA/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4340UA	Samples
OPA4340UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4340UA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA340 :

Enhanced Product: OPA340-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2340EA/250	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2340EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA340NA/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA340NA/250	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA340NA/3K	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA340NA/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA4340EA/250	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4340EA/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4340UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2340EA/250	VSSOP	DGK	8	250	366.0	364.0	50.0
OPA2340EA/2K5	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA340NA/250	SOT-23	DBV	5	250	195.0	200.0	45.0
OPA340NA/250	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA340NA/3K	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA340NA/3K	SOT-23	DBV	5	3000	195.0	200.0	45.0
OPA4340EA/250	SSOP	DBQ	16	250	210.0	185.0	35.0
OPA4340EA/2K5	SSOP	DBQ	16	2500	367.0	367.0	35.0
OPA4340UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

## DBV 5

## **GENERIC PACKAGE VIEW**

## SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## **DBV0005A**



## **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.



## DBV0005A

## **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

## **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **GENERIC PACKAGE VIEW**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## **DBQ0016A**



## **PACKAGE OUTLINE**

#### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
   Reference JEDEC registration MO-137, variation AB.



## DBQ0016A

## **EXAMPLE BOARD LAYOUT**

### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBQ0016A

## **EXAMPLE STENCIL DESIGN**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated