

# PCA9544A Low Voltage 4-Channel I<sup>2</sup>C and SMBus Multiplexer With Interrupt Logic

## 1 Features

- 1-of-4 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Four Active-Low Interrupt Inputs
- Active-Low Interrupt Output
- Three Address Pins, Allowing up to Eight Devices on the I<sup>2</sup>C Bus
- Channel Selection Via I<sup>2</sup>C Bus
- Power Up With All Switch Channels Deselected
- Low R<sub>ON</sub> Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5.5-V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD 78
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- Factory Automation
- Products With I<sup>2</sup>C Slave Address Conflicts (For Example, Multiple, Identical Temp Sensors)

## 3 Description

The PCA9544A is a quad bidirectional translating switch controlled via the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. One SCL/SDA pair can be selected at a time, and this is determined by the contents of the programmable control register. Four interrupt inputs (INT3–INT0), one for each of the downstream pairs, are provided. One interrupt output (INT) acts as an AND of the four interrupt inputs.

A power-on reset function puts the registers in their default state and initializes the I<sup>2</sup>C state machine, with no channel selected.


The pass gates of the switches are constructed such that the V<sub>CC</sub> pin can be used to limit the maximum high voltage, which will be passed by the PCA9544A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
PCA9544A	TSSOP (20)	6.50 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## 4 Simplified Application Diagram



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	9.3 Feature Description.....	<b>10</b>
<b>2 Applications</b> .....	<b>1</b>	9.4 Device Functional Modes.....	<b>10</b>
<b>3 Description</b> .....	<b>1</b>	9.5 Programming .....	<b>10</b>
<b>4 Simplified Application Diagram</b> .....	<b>1</b>	9.6 Register Map.....	<b>12</b>
<b>5 Revision History</b> .....	<b>2</b>	<b>10 Application and Implementation</b> .....	<b>15</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	10.1 Application Information.....	<b>15</b>
<b>7 Specifications</b> .....	<b>4</b>	10.2 Typical Application .....	<b>15</b>
7.1 Absolute Maximum Ratings .....	<b>4</b>	<b>11 Power Supply Recommendations</b> .....	<b>18</b>
7.2 Handling Ratings.....	<b>4</b>	11.1 Power-On Reset Errata.....	<b>18</b>
7.3 Recommended Operating Conditions .....	<b>4</b>	<b>12 Layout</b> .....	<b>18</b>
7.4 Electrical Characteristics.....	<b>5</b>	12.1 Layout Guidelines .....	<b>18</b>
7.5 I <sup>2</sup> C Interface Timing Requirements.....	<b>6</b>	12.2 Layout Example .....	<b>19</b>
7.6 Switching Characteristics .....	<b>6</b>	<b>13 Device and Documentation Support</b> .....	<b>20</b>
7.7 Interrupt Timing Requirements .....	<b>6</b>	13.1 Trademarks .....	<b>20</b>
<b>8 Parameter Measurement Information</b> .....	<b>7</b>	13.2 Electrostatic Discharge Caution.....	<b>20</b>
<b>9 Detailed Description</b> .....	<b>8</b>	13.3 Glossary .....	<b>20</b>
9.1 Overview .....	<b>8</b>	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	<b>20</b>
9.2 Functional Block Diagram .....	<b>9</b>		

## 5 Revision History


Changes from Revision D (February 2008) to Revision E	Page
• Added Power-On Reset Errata section. ....	<b>18</b>

## 6 Pin Configuration and Functions


DG, DW, OR PW PACKAGE (TOP VIEW)




RGW PACKAGE (TOP VIEW)



RGY PACKAGE (TOP VIEW)



GQN OR ZQN PACKAGE (TOP VIEW)



### Pin Functions

PIN NO.			NAME	FUNCTION
DGV, DW, PW, AND RGY	RGW	GQN, ZQN		
1	19	A2	A0	Address input 0. Connect directly to V <sub>CC</sub> or ground.
2	20	A1	A1	Address input 1. Connect directly to V <sub>CC</sub> or ground.
3	1	B3	A2	Address input 2. Connect directly to V <sub>CC</sub> or ground.
4	2	B1	INT0	Active-low interrupt input 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
5	3	C2	SD0	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
6	4	C1	SC0	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
7	5	D3	INT1	Active-low interrupt input 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
8	6	D1	SD1	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
9	7	E2	SC1	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
10	8	E1	GND	Ground
11	9	E3	INT2	Active-low interrupt input 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
12	10	E4	SD2	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
13	11	D2	SC2	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
14	12	D4	INT3	Active-low interrupt input 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
15	13	C3	SD3	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
16	14	C4	SC3	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
17	15	B2	INT	Active-low interrupt output. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
18	16	B4	SCL	Serial clock line. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
19	17	A4	SDA	Serial data line. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
20	18	A3	VCC	Supply power

(1) V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPU0</sub> is the master I<sup>2</sup>C reference voltage while V<sub>DPU0</sub>-V<sub>DPU3</sub> are the slave channel reference voltages.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range	-0.5	7	V	
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	-0.5	7	V	
I <sub>I</sub>	Input current		±20	mA	
I <sub>O</sub>	Output current		±25	mA	
	Continuous current through V <sub>CC</sub>		±100	mA	
	Continuous current through GND		±100	mA	
θ <sub>JA</sub>	Package thermal impedance	DGV package <sup>(3)</sup>		92	°C/W
		DW package <sup>(3)</sup>		58	
		GQN package <sup>(3)</sup>		78	
		PW package <sup>(3)</sup>		83	
		RGW package <sup>(4)</sup>		TBD	
	RGY package <sup>(4)</sup>			37	
P <sub>tot</sub>	Total power dissipation		400	mW	
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C	

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) The package thermal impedance is calculated in accordance with JESD 51-5.

### 7.2 Handling Ratings

		MIN	MAX	UNIT	
T <sub>stg</sub>	Storage temperature range	-60	150	°C	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	2.3	5.5	V	
V <sub>IH</sub>	High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	6	V
		A2–A0, $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Low-level input voltage	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>	V
		A2–A0, $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$	-0.5	0.3 × V <sub>CC</sub>	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C	

- (1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## 7.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>POR</sub>	Power-on reset voltage <sup>(2)</sup>	No load,	V <sub>I</sub> = V <sub>CC</sub> or GND	V <sub>POR</sub>	1.7	2.1		V
V <sub>pass</sub>	Switch output voltage	V <sub>SWin</sub> = V <sub>CC</sub> ,	I <sub>SWout</sub> = -100 μA	5 V	3.6			V
				4.5 V to 5.5 V	2.6	4.5		
				3.3 V	1.9			
				3 V to 3.6 V	1.6	2.8		
				2.5 V	1.5			
				2.3 V to 2.7 V	1.1	2		
I <sub>OH</sub>	$\overline{\text{INT}}$	V <sub>O</sub> = V <sub>CC</sub>		2.3 V to 5.5 V			10	μA
I <sub>OL</sub>	SCL, SDA	V <sub>OL</sub> = 0.4 V		2.3 V to 5.5 V	3	7		mA
		V <sub>OL</sub> = 0.6 V			6	10		
	$\overline{\text{INT}}$	V <sub>OL</sub> = 0.4 V			3	7		
I <sub>i</sub>	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND		2.3 V to 5.5 V			±1	μA
	SC3–SC0, SD3–SD0						±1	
	A2–A0						±1	
	INT3–INT0						±1	
I <sub>CC</sub>	Operating mode	f <sub>SCL</sub> = 100 kHz	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	3	12	μA	
				3.6 V	3	11		
				2.7 V	3	10		
	Standby mode	Low inputs	V <sub>I</sub> = GND, I <sub>O</sub> = 0	5.5 V	0.3	1		
				3.6 V	0.1	1		
				2.7 V	0.1	1		
		High inputs	V <sub>I</sub> = V <sub>CC</sub> , I <sub>O</sub> = 0	5.5 V	0.3	1		
				3.6 V	0.1	1		
2.7 V	0.1	1						
ΔI <sub>CC</sub>	Supply-current change	$\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$	One $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ input at 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.3 V to 5.5 V	8	15	μA	
			One $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		8	15		
		SCL, SDA	SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND		8	15		
			SCL or SDA inputs at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		8	15		
C <sub>i</sub>	A2–A0	V <sub>I</sub> = V <sub>CC</sub> or GND		2.3 V to 5.5 V	4.5	6	pF	
	INT3–INT0				4.5	6		
C <sub>i0(OFF)</sub> <sup>(3)</sup>	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND, Switch OFF		2.3 V to 5.5 V	15	19	pF	
	SC3–SC0, SD3–SD0				6	8		
R <sub>ON</sub>	Switch-on resistance	V <sub>O</sub> = 0.4 V, I <sub>O</sub> = 15 mA		4.5 V to 5.5 V	4	9	16	Ω
				3 V to 3.6 V	5	11	20	
		V <sub>O</sub> = 0.4 V, I <sub>O</sub> = 10 mA		2.3 V to 2.7 V	7	16	45	

 (1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C.

 (2) The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>POR</sub>. V<sub>CC</sub> must be lowered to 0.2 V to reset the device.

 (3) C<sub>i0(ON)</sub> depends on internal capacitance and external capacitance added to the SCn lines when channel(s) are ON.

### 7.5 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		STANDARD-MODE I <sup>2</sup> C BUS		FAST-MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
t <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0 <sup>(1)</sup>		0 <sup>(1)</sup>		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time (10-pF to 400-pF bus)		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup	4		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(3)</sup>	SCL low to SDA output low valid			1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(3)</sup>	SCL low to SDA output high valid		0.6		μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low			1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load		400		400	pF

- (1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.
- (2) C<sub>b</sub> = total bus capacitance of one bus line in pF
- (3) Data taken using a 1-kΩ pull-up resistor and 50-pF load (see Figure 1).

### 7.6 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>pd</sub> <sup>(1)</sup>	Propagation delay time	R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 15 pF	SDA or SCL	SDn or SCn	0.3	ns
		R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 50 pF			1	
t <sub>iv</sub>	Interrupt valid time <sup>(2)</sup>	$\overline{\text{INTn}}$	$\overline{\text{INT}}$		4	μs
t <sub>ir</sub>	Interrupt reset delay time <sup>(2)</sup>	$\overline{\text{INTn}}$	$\overline{\text{INT}}$		2	μs

- (1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- (2) Data taken using a 4.7-kΩ pull-up resistor and 100-pF load (see Figure 2).


### 7.7 Interrupt Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER		MIN	MAX	UNIT
t <sub>PWRL</sub>	Low-level pulse duration rejection of $\overline{\text{INTn}}$ inputs <sup>(1)</sup>	1		μs
t <sub>PWRH</sub>	High-level pulse duration rejection of $\overline{\text{INTn}}$ inputs <sup>(1)</sup>	0.5		μs

- (1) Data taken using a 4.7-kΩ pull-up resistor and 100-pF load (see Figure 2).


## 8 Parameter Measurement Information



I<sup>2</sup>C-PORT LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I <sup>2</sup> C address + R/W
2	Control register data



VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r/t_f \leq 30\text{ ns}$ .  
 C. The outputs are measured one at a time, with one transition per measurement.

Figure 1. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms

**Parameter Measurement Information (continued)**


NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r/t_f \leq 30\text{ ns}$ .

**Figure 2. Interrupt Load Circuit and Voltage Waveforms**

## 9 Detailed Description

### 9.1 Overview

The PCA9544A is a 4-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels. The PCA9544A also supports interrupt signals in order for the master to detect an interrupt on the INT output pin that can result from any of the slave devices connected to the INT3-INT0 input pins.


The device can be reset by cycling the power supply,  $V_{CC}$ , also known as a power-on reset (POR), which resets the state machine and allows the PCA9544A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. A POR event will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0-A2 pins), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts.

The PCA9544A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



## 9.2 Functional Block Diagram



Pin numbers shown are for DGV, DW, PW, and RGY packages.

### 9.3 Feature Description

The PCA9544A is a 4-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The PCA9544A features I<sup>2</sup>C control using a single 8-bit control register in which the three least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow. The PCA9544A also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the PCA9544A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the PCA9544A can be reset to resume normal operation by means of a power-on reset which results from cycling power to the device.

### 9.4 Device Functional Modes

#### 9.4.1 Power-On Reset

When power is applied to V<sub>CC</sub>, an internal power-on reset holds the PCA9544A in a reset condition until V<sub>CC</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released, and the PCA9544A registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V<sub>CC</sub> must be lowered below V<sub>POR</sub> to reset the device.


Refer to the [Power-On Reset Errata](#) section.

### 9.5 Programming

#### 9.5.1 I<sup>2</sup>C Interface


The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see [Figure 3](#)).



**Figure 3. Bit Transfer**

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see [Figure 4](#)).



**Figure 4. Definition of Start and Stop Conditions**

### Programming (continued)

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 5).




Figure 5. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an acknowledge (ACK) after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 6). Setup and hold times must be taken into account.





Figure 6. Acknowledgment on the I<sup>2</sup>C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.


Data is transmitted to the PCA9544A control register using the write mode shown in Figure 7.

## Programming (continued)



**Figure 7. Write Control Register**

Data is read from the PCA9544A control register using the read mode shown in [Figure 8](#).




**Figure 8. Read Control Register**

## 9.6 Register Map

### 9.6.1 Control Register

#### 9.6.1.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the PCA9544A is shown in [Figure 9](#). To conserve power, no internal pull-up resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.



**Figure 9. PCA9544A Address**

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

#### 9.6.1.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the PCA9544A, which is stored in the control register. If multiple bytes are received by the PCA9544A, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C bus.

Register Map (continued)




Figure 10. Control Register

9.6.1.3 Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). This register is written after the PCA9544A has been addressed. The three LSBs of the control byte are used to determine which channel (or channels) is to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur right after the acknowledge cycle.

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)<sup>(1)</sup>

INT3	INT2	INT1	INT0	D3	B2	B1	B0	COMMAND
X	X	X	X	X	0	X	X	No channel selected
X	X	X	X	X	1	0	0	Channel 0 enabled
X	X	X	X	X	1	0	1	Channel 1 enabled
X	X	X	X	X	1	1	0	Channel 2 enabled
X	X	X	X	X	1	1	1	Channel 3 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up default state

(1) Only one channel may be selected at a time.

### 9.6.1.4 Interrupt Handling

The PCA9544A provides four interrupt inputs (one for each channel) and one open-drain interrupt output. When an interrupt is generated by any device, it is detected by the PCA9544A, and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register (see Table 2).

Bits 4–7 of the control register correspond to channels 0–3 of the PCA9544A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 causes bit 4 of the control register to be set on the read. The master then can address the PCA9544A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master can reconfigure the PCA9544A to select this channel and locate the device generating the interrupt and clear it. Once the device responsible for the interrupt clears, the interrupt clears.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to  $V_{CC}$ .

**Table 2. Control Register Read (Interrupt)<sup>(1)</sup>**

$\overline{\text{INT3}}$	$\overline{\text{INT2}}$	$\overline{\text{INT1}}$	$\overline{\text{INT0}}$	D3	B2	B1	B0	COMMAND
X	X	X	0	X	X	X	X	No interrupt on channel 0
			1					Interrupt on channel 0
X	X	0	X	X	X	X	X	No interrupt on channel 1
		1						Interrupt on channel 1
X	0	X	X	X	X	X	X	No interrupt on channel 2
	1							Interrupt on channel 2
0	X	X	X	X	X	X	X	No interrupt on channel 3
1								Interrupt on channel 3

(1) Several interrupts can be active at the same time. For example,  $\overline{\text{INT3}} = 0$ ,  $\overline{\text{INT2}} = 1$ ,  $\overline{\text{INT1}} = 1$ ,  $\overline{\text{INT0}} = 0$  means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.

## 10 Application and Implementation

### 10.1 Application Information

Applications of the PCA9544A will contain an I<sup>2</sup>C (or SMBus) master device and up to four I<sup>2</sup>C slave devices. The downstream channels are ideally used to resolve I<sup>2</sup>C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus will contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See [Design Requirements](#) and [Detailed Design Procedure](#)).

### 10.2 Typical Application

A typical application of the PCA9544A will contain anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{PASS} = V_{DPUX}$ . Once the maximum  $V_{PASS}$  is known,  $V_{CC}$  can be selected easily using [Figure 12](#). In an application where voltage translation is necessary, additional design requirements must be considered (See [Design Requirements](#)).

[Figure 11](#) shows an application in which the PCA9544A can be used.




Figure 11. Typical Application

## Typical Application (continued)

### 10.2.1 Design Requirements

The pull-up resistors on the  $\overline{\text{INT3}}\text{-}\overline{\text{INT0}}$  terminals in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The A0 and A1 terminals are hardware selectable to control the slave address of the PCA9544A. These terminals may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the PCA9544A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C bus to another.

Figure 12 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *Electrical Characteristics* section of this data sheet). In order for the PCA9544A to act as a voltage translator, the  $V_{pass}$  voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V,  $V_{pass}$  must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 12,  $V_{pass(max)}$  is 2.7 V when the PCA9544A supply voltage is 4 V or lower, so the PCA9544A supply voltage could be set to 3.3 V. pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 11).

### 10.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}} \quad (1)$$

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL} = 400$  kHz) and bus capacitance,  $C_b$ :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \quad (2)$$

The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the PCA9544A,  $C_{iO(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.



Typical Application (continued)  
10.2.3 PCA9544A Application Curves






Figure 12. Pass-Gate Voltage ( $V_{pass}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperature Points



Standard-mode ( $f_{SCL} = 100 \text{ kHz}$ ,  $t_r = 1 \mu\text{s}$ )      Fast-mode ( $f_{SCL} = 400 \text{ kHz}$ ,  $t_r = 300 \text{ ns}$ )

Figure 13. Maximum Pull-up resistance ( $R_{p(max)}$ ) vs Bus Capacitance ( $C_b$ )



$V_{OL} = 0.2 \cdot V_{DPUX}$ ,  $I_{OL} = 2 \text{ mA}$  when  $V_{DPUX} \leq 2 \text{ V}$   
 $V_{OL} = 0.4 \text{ V}$ ,  $I_{OL} = 3 \text{ mA}$  when  $V_{DPUX} > 2 \text{ V}$


Figure 14. Minimum Pull-up Resistance ( $R_{p(min)}$ ) vs Pull-up Reference Voltage ( $V_{DPUX}$ )

## 11 Power Supply Recommendations

The operating power-supply voltage range of the PCA9544A is 2.3 V to 5.5 V applied at the VCC pin. When the PCA9544A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

### 11.1 Power-On Reset Errata

A power-on reset condition can be missed if the VCC ramps are outside specification listed below.



#### System Impact

If ramp conditions are outside timing allowances above, POR condition can be missed, causing the device to lock up.

## 12 Layout


### 12.1 Layout Guidelines

For PCB layout of the PCA9544A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$ ,  $V_{DPU0}$ ,  $V_{DPU1}$ ,  $V_{DPU2}$ , and  $V_{DPU3}$  may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines ( $SC_n$ ,  $SD_n$  and  $\overline{INT}_n$ ) should be as short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).

## 12.2 Layout Example



## 13 Device and Documentation Support

### 13.1 Trademarks

All trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9544ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9544A	<a href="#">Samples</a>
PCA9544ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9544A	<a href="#">Samples</a>
PCA9544APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD544A	<a href="#">Samples</a>
PCA9544AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	PD544A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

---

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9544ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9544ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
PCA9544APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCA9544APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCA9544ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
PCA9544AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9544ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
PCA9544ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
PCA9544APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
PCA9544APWT	TSSOP	PW	20	250	367.0	367.0	38.0
PCA9544ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
PCA9544AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-285 variation BC-2.
  - D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



4040064-5/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X


4220724/A 05/2016

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-4/1 06/2011

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
  - Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



4208122-4/P 03/14

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.