



## **PCM1733**

# **Sound** DIGITAL-TO-ANALOG CONVERTER 18 Bits, 96kHz Sampling

## **FEATURES**


- COMPLETE STEREO DAC: Includes Digital Filter and Output Amp
- DYNAMIC RANGE: 95dB
- MULTIPLE SAMPLING FREQUENCIES: 16kHz to 96kHz
- 8X OVERSAMPLING DIGITAL FILTER
- SYSTEM CLOCK: 256f<sub>S</sub>/384f<sub>S</sub>
- NORMAL OR I<sup>2</sup>S DATA INPUT FORMATS
- SMALL 14-PIN SOIC PACKAGE

## DESCRIPTION

The PCM1733 is a complete low cost stereo audio digital-to-analog converter (DAC), operating off of a 256 $f_S$  or 384 $f_S$  system clock. The DAC contains a 3rd-order  $\Delta\Sigma$  modulator, a digital interpolation filter, and an analog output amplifier. The PCM1733 accepts 18-bit input data in either normal or I<sup>2</sup>S formats.

The digital filter performs an 8X interpolation function and includes de-emphasis at 44.1kHz. The PCM1733 can accept digital audio sampling frequencies from 16kHz to 96kHz, always at 8X oversampling.

The PCM1733 is ideal for low-cost, CD-quality consumer audio applications.



© 1998 Burr-Brown Corporation

## **SPECIFICATIONS**

All specifications at +25°C, +V<sub>CC</sub> = +5V,  $f_S$  = 44.1kHz, and 18-bit input data, SYSCLK = 384 $f_S$ , unless otherwise noted.


			PCM1733			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
RESOLUTION			18		Bits	
DATA FORMAT Audio Data Interface Format Audio Data Format Sampling Frequency (f <sub>S</sub> ) Internal System Clock Frequency		Two' 16	Standard/I <sup>2</sup> S s Binary Comple 256f <sub>S</sub> /384f <sub>S</sub>	ement 96	kHz	
DIGITAL INPUT/OUTPUT						
Logic Level Input Logic Level $V_{IH}^{(1)}$ $V_{IL}^{(1)}$ Input Logic Current: $I_{IN}^{(1)}$		2.0	TTL	0.8 ±0.8	VDC VDC μA	
DYNAMIC PERFORMANCE <sup>(2)</sup>	f = 991kHz					
THD+N at FS (0dB) THD+N at -60dB Dynamic Range Signal-to-Noise Ratio Channel Separation	EIAJ, A-weighted EIAJ, A-weighted	90 90 88	83 32 95 97 95	-78	dB dB dB dB dB	
DC ACCURACY						
Gain Error Gain Mismatch, Channel-to-Channel Bipolar Zero Error	V <sub>OUT</sub> = V <sub>CC</sub> /2 at BPZ		±1.0 ±1.0 ±20	±5.0 ±5.0 ±50	% of FSR % of FSR mV	
ANALOG OUTPUT Output Voltage Center Voltage Load Impedance	Full Scale (0dB) AC Load	10	0.62 x V <sub>CC</sub> V <sub>CC</sub> /2		Vp-p VDC kΩ	
DIGITAL FILTER PERFORMANCE						
Passband Stopband Passband Ripple Stopband Attenuation Delay Time		0.555 –35	11.125/f <sub>S</sub>	0.445 ±0.17	f <sub>S</sub> f <sub>S</sub> dB dB sec	
INTERNAL ANALOG FILTER -3dB Bandwidth Passband Response	f = 20kHz		100 0.16		kHz dB	
POWER SUPPLY REQUIREMENTS			0.10		ub .	
Voltage Range Supply Current Power Dissipation		4.5	5 13 65	5.5 18 90	VDC mA mW	
TEMPERATURE RANGE Operation Storage		-25 -55		+85 +125	⊃° ⊃°	

NOTES: (1) Pins 1, 2, 3, 12, 13, 14: LRCIN, DIN, BCKIN, DM, FORMAT, SCKI. (2) Dynamic performance specs are tested with 20kHz low pass filter and THD+N specs are tested with 30kHz LPF, 400Hz HPF, Average-Mode.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



#### **PIN CONFIGURATION**



#### **PACKAGE INFORMATION**

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>		
PCM1733U	14 Pin SOIC	235		

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

#### **ABSOLUTE MAXIMUM RATINGS**

Power Supply Voltage	+6.5V
+V <sub>CC</sub> to +V <sub>DD</sub> Difference	±0.1V
Input Logic Voltage	0.3V to (V <sub>DD</sub> + 0.3V)
Power Dissipation	290mW
Operating Temperature Range	–25°C to +85°C
Storage Temperature	55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C
Thermal Resistance, $\theta_{JA}$	+90°C/W

#### **PIN ASSIGNMENTS**

PIN	NAME	I/O	FUNCTION		
1 <sup>(1)</sup>	LRCIN	IN	Sample Rate Clock Input		
2(1)	DIN	IN	Audio Data Input		
3(1)	BCKIN	IN	Bit Clock Input for Audio Data.		
4	NC	—	No Connection		
5	CAP	—	Common Pin of Analog Output Amp		
6	V <sub>OUT</sub> R	OUT	Right-Channel Analog Output		
7	GND	—	Ground		
8	V <sub>CC</sub>	—	Power Supply		
9	V <sub>OUT</sub> L	OUT	Left-Channel Analog Output		
10	NC	—	No Connection		
11	NC	—	No Connection		
12 <sup>(2)</sup>	DM	IN	De-emphasis Control HIGH: De-emphasis ON LOW: De-emphasis OFF		
13 <sup>(2)</sup>	FORMAT	IN	Audio Data Format Select HIGH: I <sup>2</sup> S Data Format LOW: Standard Data Format		
14	SCKI	IN	System Clock Input (256 $f_S$ or 384 $f_S$ )		
NOTES: (1) Schmitt Trigger input. (2) Schmitt Trigger input with internal pull-up.					



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



## **TYPICAL PERFORMANCE CURVES**


At T<sub>A</sub> = +25°C, +V<sub>CC</sub> = +5V, f<sub>S</sub> = 44.1kHz, SYSCLK = 256f<sub>S</sub>, unless otherwise noted.


#### DYNAMIC PERFORMANCE





## **TYPICAL PERFORMANCE CURVES**

At  $T_A = +25^{\circ}C$ ,  $+V_{CC} = +V_{DD} = +5V$ ,  $f_S = 44.1$ kHz, and 18-bit input data, SYSCLK =  $384f_S$ , unless otherwise noted. **DIGITAL FILTER** 














FIGURE 1. "Normal" Data Input Timing.




FIGURE 2. "I<sup>2</sup>S" Data Input Timing.




FIGURE 3. Audio Data Input Timing.




FIGURE 4. System Clock Timing Requirements.

#### BURR-BROWN® PCM1733

#### SYSTEM CLOCK

The system clock for PCM1733 must be either  $256f_S$  or  $384f_S$ , where  $f_S$  is the audio sampling frequency (LRCIN), typically 32kHz, 44.1kHz or 48kHz. The system clock is used to operate the digital filter and the noise shaper. The system clock input (SCKI) is at pin 14. Timing conditions for SCKI are shown in Figure 4.

PCM1733 has a system clock detection circuit which automatically detects the frequency, either  $256f_S$  or  $384f_S$ . The system clock should be synchronized with LRCIN (pin 1), but PCM1733 can compensate for phase differences. If the phase difference between LRCIN and system clock is greater than  $\pm 6$  bit clocks (BCKIN), the synchronization is performed automatically. The analog outputs are forced to a bipolar zero state (V<sub>CC</sub>/2) during the synchronization function. Table I shows the typical system clock frequency inputs for the PCM1733.

SAMPLING	SYSTEM CLOCK FREQUENCY (MHz)				
RATE (LRCIN)	256f <sub>S</sub>	384f <sub>S</sub>			
32kHz	8.192	12.288			
44.1kHz	11.2896	16.9340			
48kHz	12.288	18.432			

TABLE I. System Clock Frequencies vs Sampling Rate.

#### **TYPICAL CONNECTION DIAGRAM**

Figure 5 illustrates the typical connection diagram for PCM1733 used in a stand-alone application.

#### **INPUT DATA FORMAT**

PCM1733 can accept input data in either normal (MSB-first, right-justified) or I<sup>2</sup>S formats. When pin 13 (FORMAT) is LOW, normal data format is selected; a HIGH on pin 13 selects I<sup>2</sup>S format.

FORMAT	
0	Normal Format (MSB-first, right-justified)
1	I <sup>2</sup> S Format (Philips serial data protocol)

TABLE II. Input Format Selection.

#### RESET

PCM1733 has an internal power-on reset circuit. The internal power-on reset initializes (resets) when the supply voltage  $V_{CC} > 2.2V$  (typ). The power-on reset has an initialization period equal to 1024 system clock periods after  $V_{CC} > 2.2V$ . During the initialization period, the outputs of the DAC are invalid, and the analog outputs are forced to  $V_{CC}/2$ . Figure 6 illustrates the power-on reset and reset-pin reset timing.

#### **DE-EMPHASIS CONTROL**

Pin 12 (DM) enables PCM1733's de-emphasis function. Deemphasis operates only at 44.1kHz.

DM	
0	De-emphasis OFF
1	De-emphasis ON (44.1kHz)

TABLE III. De-emphasis Control Selection.




FIGURE 5. Typical Connection Diagram.




FIGURE 6. Internal Power-On Reset Timing.






FIGURE 7. Low Pass Filter Frequency Response.




FIGURE 8. Low Pass Filter Wideband Frequency Response.

## APPLICATION CONSIDERATIONS

#### DELAY TIME

There is a finite delay time in delta-sigma converters. In A/D converters, this is commonly referred to as latency. For a delta-sigma D/A converter, delay time is determined by the order number of the FIR filter stage, and the chosen sampling rate. The following equation expresses the delay time of PCM1733:

$$T_D = 11.125 \text{ x } 1/f_S$$

For 
$$f_S = 44.1$$
kHz,  $T_D = 11.125/44.1$ kHz = 251.4 $\mu$ s

Applications using data from a disc or tape source, such as CD audio, CD-Interactive, Video CD, DAT, Minidisc, etc., generally are not affected by delay time. For some professional applications such as broadcast audio for studios, it is important for total delay time to be less than 2ms.

#### **OUTPUT FILTERING**

For testing purposes all dynamic tests are done on the PCM1733 using a 20kHz low pass filter. This filter limits the measured bandwidth for THD+N, etc. to 20kHz. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the specifications. The low pass filter removes out of band noise. Although it is not audible, it may affect dynamic specification numbers.

The performance of the internal low pass filter from DC to 24kHz is shown in Figure 7. The higher frequency rolloff of the filter is shown in Figure 8. If the user's application has the PCM1733 driving a wideband amplifier, it is recommended to use an external low pass filter. A simple 3rd-order filter is shown in Figure 9. For some applications, a passive RC filter or 2nd-order filter may be adequate.

#### **BYPASSING POWER SUPPLIES**

The power supplies should be bypassed as close as possible to the unit. It is also recommended to include a  $0.1\mu$ F ceramic capacitor in parallel with the  $10\mu$ F tantalum bypass capacitor.




FIGURE 9. 3rd-Order LPF.






FIGURE 10. 5-Level  $\Delta\Sigma$  Modulator Block Diagram.

### THEORY OF OPERATION

The delta-sigma section of PCM1733 is based on a 5-level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to 5-level deltasigma format. A block diagram of the 5-level delta-sigma modulator is shown in Figure 10. This 5-level delta-sigma modulator has the advantage of stability and clock jitter over the typical one-bit (2-level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the internal 8X interpolation filter is  $96f_S$  for a  $384f_S$  system clock, and  $64f_S$  for a  $256f_S$  system clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 11.






FIGURE 11. Quantization Noise Spectrum.



**PCM1733** 



24-Apr-2015

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PCM1733U	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		PCM1733U	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM

24-Apr-2015

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated