### SN54150, SN54151A, SN54LS151, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

DECEMBER 1972-REVISED MARCH 1988

- '150 Selects One-of-Sixteen Data Sources
- Others Select One-of-Eight Data Sources
- All Perform Parallel-to-Serial Conversion
- All Permit Multiplexing from N Lines to One Line
- Also For Use as Boolean Function Generator
- Input-Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL Circuits


	TYPICAL AVERAGE	TYPICAL
TYPE	PROPAGATION DELAY TIME	POWER
	DATA INPUT TO W OUTPUT	DISSIPATION
150	13 ns	200 mW
151A	8 ns	145 mW
'LS151	13 ns	30 mW
'S151	4.5 ns	225 mW

#### description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select the desired data source. The '150 selects one-of-sixteen data sources; the '151A, 'LS151, and 'S151 select one-of-eight data sources. The '150, '151A, 'LS151, and 'S151 have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output (as applicable) low.


The '150 has only an inverted W output; the '151A, 'LS151, and 'S151 feature complementary W and Y outputs.

The '151A and '152A incorporate address buffers that have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the '151A outputs are enabled (i.e., strobe low).




SN54151A, SN54LS151, SN54S151 . . . J OR W PACKAGE SN74151A . . . N PACKAGE

SN74LS151, SN74S151 . . . D OR N PACKAGE




SN54LS151, SN54S151 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

### SN54150, SN54151A, SN54LS151, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

logic symbols†





'150 FUNCTION TABLE

		INI	PUT	S	OUTPUT
	SEL	ECT	•	STROBE	w
D	С	В	_A	Ğ	VV
Х	X	Х	Х	Н	Ŧ
L	L	L	L	L	ΕÖ
L	L	L	H	L	E1
L	L	H	L	L	E2
L	L	Н	н	L	Ē3
L	Н	L	L	L,	Ē4
L	н	L	Η :	L	E5
L	н	Н	L.	Ļ	<u>E6</u>
L	н	Н	н	L	E7
н	L	L	Ł	L	€8
Н	L	L	Н	L	Ē9
Н	L	н	L	L	E10
н	L	Н	н	L	E11
н	н	L	L	L	E12
н	Н	L	н	L	E13
н	Н	Н	L	L	E14
н	н	н	н	L	E15

'151A, 'LS151, 'S151 FUNCTION TABLE

	11	VPUT	S	OUT	PUTS
S	ELEC	T	STROBE	v	w
C	В	Α	Ğ	*	**
Х	Х	Х	Н	L	I
L	L	L	L	DO	<u>500</u>
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	H	L	D5	D5
Н	н н Ļ		L	D6	D6
Н	Н	н	L	D7	D7


H = high level, L = low level, X = irrelevant


 $\overline{\text{E0}}$ ,  $\overline{\text{E1}}$  . . .  $\overline{\text{E15}}$  = the complement of the level of the respective E input


DO, D1 . . . D7 = the level of the D respective input


<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are D, J, N, and W packages.


#### schematics of inputs and outputs











## SN54150, SN54151A, SN74150, SN74151A DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

		SN54'			SN74'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		-	-800			-800	μА
Law-level output current, IOL			16			16	mΑ
Operating free-air temperature, TA	-55		125	0		70	C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	CA CAMPTED	TEST CONDI	TIONST		1150			151A		UNIT
	PARAMETER 	TEST CONDI	TIONS.	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNII
VιΗ	High-level input voltage			2			2			٧
VIL	Low-level input voltage			•		0.8			0.8	٧
VIK	Input clamp voltage	VCC = MIN. I	= -8 mA			- 1.5			-1.5	V
∨он	High-level output voltage	$V_{CC} = MIN, V_{H}$ $V_{IL} = 0.8 \text{ V}, I_{OI}$	· 1	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	$V_{CC} = MIN, V_{II}$ $V_{IL} = 0.8 \text{ V}, I_{OI}$			0.2	0.4		0.2	0.4	٧
l <sub>j</sub>	Input current at maximum input voltage	VCC = MAX, V	= 5.5 V			1 ,			1	mΑ
lite	High-level input current	VCC = MAX, VI	= 2.4 V			40			40	μА
l <sub>IL</sub>	Low-level input current	$V_{CC} = MAX, V_I$	= 0.4 V		·	-1.6			-1.6	mA
		14 MANY	SN54'	- 20		- 55	- 20		- 55	
los	Short-circuit output current <sup>9</sup>	V <sub>CC</sub> = MAX	SN74'	- 18		- 55	-18		- 55	mA
lcc	Supply current	V <sub>CC</sub> = MAX, See	Note 3		40	68		29	48	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

### switching characteristics, VCC = 5 V, TA = 25°C

	FROM	то	TEST	,	150			151/	4	
PARAMETER ¶	(INPUT)	(OUTPUT)	CONDITIONS	MIN 7	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	A, B, or C	Y						25	38	
<sup>†</sup> PHL	(4 levels)	] '						25	38	пş
tPLH	A, B, C, or D	w			23	35		17	26	ns
<sup>t</sup> PHL	(3 levels)	,			22	33		19	30	1115
tPLH	Strobe G	Y	CL = 15 pF,					21	33	ns
tPHL .	Strone G		$R_L = 400 \Omega$					22	33	1115
tPLH	Strobe $\vec{G}$	w	See Note 4	1	5.5	24		14	21	ns
tPH L	Strope G	**	200 17013 17		21	30		15	23	,''\$
†PLH	DO thru D7	Y						13	20	
₹PHL	Bo till a D	<u> </u>						18	27	ns
tPLH	E0 thru E15, or	W			8.5	14		8	14	
tPHL .	D0 thru D7				13	20		8	14	ns

 $f_{\text{tpLH}} = \text{propagation delay time, low-to-high-level output}$   $t_{\text{pHL}} = \text{propagation delay time, high-to-low-level output}$ 

<sup>†</sup> All typical values at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

Not more than one output of the '151A should be shorted at a time.

NOTE 3: ICC is measured with the strobe and data select inputs at 4.5 V, all other inputs and outputs open.

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

#### recommended operating conditions

	S	N54LS	151	Si	N74LS1	51	LINICT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	b,b	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-65		125	0		70	C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAGAMETEO	TEST CONDIT	unant.	s	N54LS1	51	s	N74LS1	51	UNIT
	PARAMETER	TEST CONDIT	IONS .	MIN	ΤΥ₽ <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.7			0.B	٧
Vik	Input clamp voltage	V <sub>CC</sub> - MIN, I <sub>f</sub> = -1	8 mA			- 1.5			-1.5	٧
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> =		2.5	3.4		2.7	3.4		٧
VoL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V <sub>II</sub> = V <sub>II</sub> max	2 V, I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 8 mA		0.25	0.4		0.25 0.35	0.4 0.5	٧
Ιţ	Input current at maximum input voltage	$V_{CC} = MAX$ , $V_1 = 7$				0.1			0.1	mA
ЧН	High-level input current	$V_{CC} = MAX$ , $V_1 = 2$ .	7 V			20			20	μΑ
IIL	Low-level input current	$V_{CC} = MAX$ , $V_{I} = 0$ .	4 V			-0.4			-0.4	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX		- 20		- 100	- 20		- 100	mΑ
lcc	Supply current	V <sub>CC</sub> = MAX, Outputs All inputs at 4.5 V	open,		6.0	10		6.0	10	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

### switching characteristics, VCC = 5 V, TA 25 °C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
<sup>†</sup> PLH	A, B, or C	Y			27	43	
tPHL	(4 levels)	ı .			18	30	ns
tPLH	A, B, or C	W	1		14	23	
tPHL	(3 levels)				20	32	ns
<sup>t</sup> PLH	Strobe G	Y	0. 15.5		26	42	
t <sub>PHL</sub>	2 strope G	irobe d	C <sub>L</sub> = 15 pF,		20	32	ns
<sup>†</sup> PLH	Strobe G	W	R <sub>L</sub> = 2 kΩ,		15	24	
tpHL	Strope G	W See Note 4	18	30	ns		
t <sub>PLH</sub>			]		20	32	
tpHL	Any D	Y	İ		16	26	ns
tPLH	A D	w			13	21	
<sup>†</sup> PHL	Any D	vv			12	20	ns



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\$}$  Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

### SN54S151, SN74S151 DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

	S	N54S1	51		N74S1	51	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		_	-1			-1	mA
Low-level output current, IOL		-	20			20	πА
Operating free-air temperature, TA	55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONST		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
Vik	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA				-1.2	V
· · · · ·	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	SN54S151	2.5	3.4		
νон	riign-rever ou tout vortage	VIL = 0.8 V, IOH = -1 mA	SN74S151	2.7	3.4		V
VOL	Low-level output voltage	VCC = MIN, VIH = 2 V,	-			0.5	v
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA	i			0.5	v
l <sub>k</sub>	Input current at maximum input voltage	VCC = MAX, V1 = 5.5 V				1	mA
ΉН	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				50	μА
1 <sub>IL</sub>	Low-level input current	V <sub>CC</sub> - MAX, V <sub>I</sub> = 0.5 V				-2	mA
los	Short-circuit output current 8	V <sub>CC</sub> = MAX		-40		-100	mA
¹cc	Supply current	VCC = MAX, All inputs at 4.5 V,			45	70	mA
		All outputs open	Ī		. •		,

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

## switching characteristics. V<sub>CC</sub> = 5 V. T<sub>A</sub> 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A, B, or C	Y	•		12	18	
<sup>t</sup> PHL	(4 levels)	ţ	ļ		12	18	ns
tPLH	A, B, or C	w	1		10	15	
<sup>†</sup> PHL	(3 levels)				9	13.5	ns
tPLH	Any D	Y	0 15-5		8	12	
₹PHL	Any	,	C <sub>L</sub> = 15 pF,		8	12	ns
tpLH	Any D	W	R <sub>L</sub> = 280 kΩ, See Note 4		4.5	7	ns
tPHL	T ANY D	VV	See Note 4			7	
tpLH	Strobe G	Y			11	16.5	
tpHL	3trope G	т			12	18	ns
<sup>t</sup> PLH	Strobe G	w			9	13	
tPHL	Strope G				8.5	12	กร

TtpLH = propagation delay time, low-to-high-level output



 $<sup>\</sup>ddagger$ All typical values are at  $\lor$ CC = 5  $\lor$ ,  $\lnot$ A = 25°C.  $\ddagger$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL - propagation delay time, high-to-low-level output
NOTE 4: Load circuits and voltage waveforms are shown in Section 1.





8-Oct-2017

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9558001QJA	LIFEBUY	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9558001QJ A SNJ54150J	
5962-9558001QKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9558001QK A SNJ54150W	
5962-9558001QKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9558001QK A SNJ54150W	
76010012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samples
76010012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samples
7601001EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samples
7601001EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samples
JM38510/01401BKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 01401BKA	
JM38510/01401BKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 01401BKA	
JM38510/07901BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07901BEA	Samples
JM38510/07901BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07901BFA	Samples
JM38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Samples
JM38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Samples
JM38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Samples
JM38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Samples





www.ti.com

8-Oct-2017

Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
JM38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Sample
JM38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Sample
M38510/01401BKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 01401BKA	
M38510/01401BKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 01401BKA	
M38510/07901BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07901BEA	Sample
M38510/07901BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07901BFA	Sample
M38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Sample
M38510/30901B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30901B2A	Sample
M38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Sample
M38510/30901BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BEA	Sample
M38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Sample
M38510/30901BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30901BFA	Sample
SN54150J	LIFEBUY	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54150J	
SN54150J	LIFEBUY	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54150J	
SN54LS151J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS151J	Sample
SN54LS151J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS151J	Sample
SN54S151J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S151J	Sample
SN74LS151D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample





www.ti.com

8-Oct-2017

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS151DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS151	Sample
SN74LS151N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Sample
SN74LS151N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Sample
SN74LS151NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Sample
SN74LS151NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS151N	Sample
SN74LS151NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS151	Sample
SN74LS151NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS151	Sample
SNJ54150J	LIFEBUY	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9558001QJ A SNJ54150J	
SNJ54150J	LIFEBUY	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9558001QJ A SNJ54150J	
SNJ54150W	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9558001QK A SNJ54150W	
SNJ54150W	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9558001QK A SNJ54150W	



### PACKAGE OPTION ADDENDUM



www.ti.com 8-Oct-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS151FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samples
SNJ54LS151FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76010012A SNJ54LS 151FK	Samples
SNJ54LS151J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samples
SNJ54LS151J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601001EA SNJ54LS151J	Samples
SNJ54S151J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S151J	Samples
SNJ54S151W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S151W	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

8-Oct-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS151, SN74LS151:

Catalog: SN74LS151

Military: SN54LS151

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74LS151DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
Ī	SN74LS151NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS151DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS151NSR	SO	NS	16	2000	367.0	367.0	38.0

## W (R-GDFP-F24)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only. E. Falls within Mil—Std 1835 GDFP2—F20



# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.




4040084/C 10/97

#### J (R-GDIP-T\*\*)

#### 24 PINS SHOWN

#### **CERAMIC DUAL-IN-LINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.