SDLS136 - DECEMBER 1972 - REVISED MARCH 1988


- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:

Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations


Logic Function Modes:

Exclusive-OR
Comparator
AND, NAND, OR, NOR
Plus Ten Other Logic Operations

SN54LS181, SN54S181 . . . J OR W PACKAGE SN74LS181, SN74S181 . . . DW OR N PACKAGE



SN54LS181, SN54S181 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### TYPICAL ADDITION TIMES

NUMBER	ADDITI	ON TIMES	PA	CKAGE COUNT	CARRY METHOD
OF	USING 'LS181	USING 'S181	ARITHMETIC/	LOOK-AHEAD	BETWEEN
BITS	AND 'S182	AND 'S182	LOGIC UNITS	CARRY GENERATORS	ALUs
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

### description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

#### description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

PIN NI	JMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low of	lata (Table 1)	Ā <sub>0</sub>	B <sub>0</sub>	Ā <sub>1</sub>	B <sub>1</sub>	Ā <sub>2</sub>	B̄2	Ā3	Вз	Fο	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	Cn	Cn+4	P	G
Active-high	data (Table 2)	A <sub>0</sub>	B <sub>0</sub>	Α1	B <sub>1</sub>	A <sub>2</sub>	B <sub>2</sub>	Аз	Вз	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	Cn	C <sub>n+4</sub>	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 or 'S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with  $C_{n}=H$  when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT C <sub>n+4</sub>	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	н	A≥B	A ≤ B
н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74LS and 74S devices are characterized for operation from 0 °C to 70 °C.


#### signal designations

In both Figures 1 and 2, the polarity indicators ( $\triangle$ ) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

### logic symbols<sup>†</sup> and signal designations (active-low data)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

### FIGURE 1 (USE WITH TABLE 1)

TABLE 1


	051.5				ACTIVE-LOW DA	TA
	SELE	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS
			60	LOGIC	Cn = L	Cn = H
S3	S2	S1	S0	FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F=A	F = A MINUS 1	F = A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
L	L	Н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	н	н	L	F = A + B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	$F = A + \overline{B}$	F = A + B	F = (A + B) PLUS 1
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	Н	F≈A⊕B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F=B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F=0	F = A PLUS A <sup>‡</sup>	F = A PLUS A PLUS 1
н	н	L	н	F ≈ AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
Н	Н	н	Н	F = A	F = A	F = A PLUS 1

<sup>‡</sup>Each bit is shifted to the next more significant position.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

### logic symbols<sup>†</sup> and signal designations (active-high data)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

#### FIGURE 2 (USE WITH TABLE 2)


TABLE 2

	CEL E	271021			ACTIVE-HIGH DA	ТА
	2FFF(	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	F = A	F = A	F = A PLUS 1
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	н	L	F = AB	F = A + B	$F = (A + \overline{B}) \text{ PLUS 1}$
L	L	н	н	F=0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	Н	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L,	н	н	L	F = A (+) B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	Н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
Н	L	н	н	F = AB	F = AB MINUS 1	F = AB
Н	Н	L	L	F = 1	F = A PLUS A†	F = A PLUS A PLUS 1
н	н	L	н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	F = (A + B) PLUS A	$F = (A + \overline{B})$ PLUS A PLUS 1
н	н	н	н	F=A	F = A MINUS 1	F = A

<sup>&</sup>lt;sup>†</sup> Each bit is shifted to the next more significant position.



### logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



# SN54LS181, SN54S181 SN74LS181, SN74S181

# **ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over recor	mı	me	enc	ded	o b	pe	rat	ing	g f	ree	-ai	ir t	en	npe	era	tur	e ı	an	ge	(ι	ın	les	s c	tl	ner	w	ise	no	ted)
Supply voltage, VCC (see Note 1)																													7 V
Input voltage																												. 5	5.5 V
Interemitter voltage (see Note 2)																												. 5	i.5 V
Operating free-air temperature range:	: 5	SN	54	LS	18	1																			-5	5°	C to	o 12	25°C
	5	SN	74	LS	18	1																				0	°C	to 7	70°C
Storage temperature range																									-6	5°	C to	o 15	50°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\bar{A}$  input in conjunction with inputs S2 or S3, and to each  $\vec{B}$  input in conjunction with inputs S0 or S3.

#### recommended operating conditions

	SI	N54LS1	81	SI	174LS1	81	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-400			-400	μΑ
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	BABAI	METER	750	T CONDITIONS	÷	SI	N54LS1	81	SI	N74LS1	B1	
	FARA	VIETER	153	ST CONDITIONS	•	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level in	put voltage				2			2			V
VIL	Low-level in	put voltage						0.7			0.8	V
VIK	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
V <sub>OH</sub>	_	utput voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	•••		2.5	3.4		2.7	3.4		٧
ЮН	High-level o	utput current, it only	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	***				100			100	μΑ
	1 11	A11			IOL = 4 mA		0.25	0.4		0.25	0.4	
V	Low-level	All outputs	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 8 mA					0,35	0.5	
VOL	output	Output G	VIL = VIL max		I <sub>OL</sub> = 16 mA		0.47	0.7		0.47	0.7	٧
	voltage	Output P			I <sub>OL</sub> = 8 mA		0.35	0.6		0.35	0.5	
	Input	Mode input			•			0.1			0.1	
ή	current at	Any A or Binput	V <sub>CC</sub> = MAX,	V. = 5.5.V				0.3			0.3	0
'1	max. input	Any S input	VCC - MAA,	V   - 5.5 V				0.4			0.4	mA
	voltage	Carry input						0.5			0.5	
	High-level	Mode input						20			20	
I <sub>I</sub> H	input	Any A or B input	V <sub>CC</sub> = MAX,	V1 = 27 V				60			60	
1111	current	Any S input	1 VCC INIAA,	V   - 2.7 V				80			80	μΑ
	Darrone	Carry input						100			100	
	Low-level	Mode input						-0.4			-0.4	
IIL.	input	Any A or B input	V <sub>CC</sub> = MAX,	V1 = 0.4 V				-1.2			-1.2	mA
112	current	Any S input	1.00	.,				-1.6			-1.6	"""
	<del></del>	Carry input						-2			-2	
los		t output current, except A = B §	V <sub>CC</sub> = MAX			-6		-40	-5		-42	mA
Icc	Supply curre	ent	V <sub>CC</sub> = MAX,	See Note 3	Condition A		20	32		20	34	mA
-00	pp:; 00:11	rent	1 100 111/1/1/		Condition B		21	35		21	37	1117

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: With outputs open,  $I_{\mbox{CC}}$  is measured for the following conditions:

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

<sup>§</sup> Not more than one output should be shorted at a time.

A. S0 through S3, M, and  $\overline{A}$  inputs are at 4.5 V, all other inputs are grounded.

# ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS SDLS136 – DECEMBER 1972 – REVISED MARCH 1988


# switching characteristics, VCC = 5 V, TA = 25°C, (CL = 15 pF, RL = 2 k $\Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>†</sup> PLH	6	_			18	27	ns
<sup>t</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>			13	20	1113
<sup>t</sup> PLH	Any $\overline{A}$ or $\overline{B}$	<u> </u>	M = 0 V, S0 = S3 = 4.5 V,		25	38	ns
<sup>t</sup> PHL	Ally A OF B	C <sub>n+4</sub>	S1 = S2 = 0 V (SUM mode)		25	38	""
<sup>t</sup> PLH	Any Ā or B	<u> </u>	M = 0 V, S0 = S3 = 0 V		27	41	ns
<sup>t</sup> PHL	Ally A or B	C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		27	41	113
<sup>t</sup> PLH		Any ₹	M = 0 V		17	26	ns
<sup>t</sup> PHL	C <sub>n</sub>	Anyr	(SUM or DIFF mode)		13	20	1113
<sup>t</sup> PLH	Any A or B	Ğ	M = 0 V, S0 = S3 = 4.5 V,		19	29	ns
t <sub>PHL</sub>	AnyAorb	"	S1 = S2 = 0 V (SUM mode)		15	23	] '''
tPLH	Any A or B	Ğ	M = 0 V, S0 = S3 = 0 V,		21	32	ns
tPHL	Any A or B	G	S1 = S2 = 4.5 V (DIFF mode)		21	32	113
tPLH .	Any A or B	P	M = 0 V, S0 = S3 = 4.5 V,		20	30	ns
tPHL.	Any A or B		S1 = S2 = 0 V, (SUM mode)		20	30	""
tPLH		Ē	M = 0 V, S0 = S3 = 0 V,	1	20	30	
tPHL	Any $\overline{A}$ or $\overline{B}$	"	S1 = S2 = 4.5 V (DIFF mode)		22	33	ns
tPLH	Ā <sub>i</sub> or Ē <sub>i</sub>	Fi	M = 0 V, S0 = S3 = 4.5 V,		21	32	ns
tPHL	Ai or Bi	_ ri	S1 = S2 = 0 V (SUM mode)		13	20	113
tPLH	Ā <sub>i</sub> or B <sub>i</sub>	Fi	M = 0 V, S0 = S3 = 0 V,		21	32	ns
tPHL.	Ai or Bi	r <sub>i</sub>	S1 = S2 = 4.5 V (DIFF mode)		21	32	] ''3
t <sub>PLH</sub>	Ā <sub>i</sub> or B̄ <sub>i</sub>	F <sub>i</sub>	M = 4.5 V (logic mode)		22	33	ns
tPHL	Ajorbj	Fi :	W = 4.5 V (logic mode)		26	38	] '''
tPLH	A A B	A = B	M = 0 V, S0 = S3 = 0 V,		33	50	ns
tPHL	Any A or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		41	62	113


<sup>†</sup>tpLH ≡ propagation delay time, low-to-high-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

### schematics of inputs and outputs







tpHL ≡ propagation delay time, high-to-low-level output

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																	7 V
Input voltage																	5.5 V
Interemitter voltage (see Note 2)																	5.5 V
Operating free-air temperature: SN54S181	1												-5	55°	C 1	to	125°C
SN74S181	1													(	) C	) to	70°C
Storage temperature range													-6	3 <b>5</b> °	C.	to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each 🛱 input in conjunction with inputs S2 or S3, and to each  $\overline{\mbox{B}}$  input in conjunction with inputs S0 or S3.

### recommended operating conditions

	S	N54S18	31	5	N74S18	31	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	ONT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-1			-1	mA
Low-level output current, IQI			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					+	S	N54S18	31	S	N74S18	31	UNIT
	PARAN	METER	TE	ST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level in	put voltage				2			2			٧
VIL	Low-level in	put voltage						0.8			0.8	٧
VIK	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.2			-1.2	٧
V <sub>OH</sub>	•	utput voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1 mA		2.5	3.4		2.7	3.4		>
Іон	High-level or A = B output	utput current,	V <sub>CC</sub> = MIN, V <sub>1L</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,				250			250	μА
VOL	Low-level or	utput voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA				0.5			0.5	٧
ij	Input currer		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
		Mode input						50			50	
	High-level	Any A or B input	1,	V <sub>I</sub> = 2.5 V				150			150	μА
ΉН	input	Any S input	V <sub>CC</sub> = MAX,	V   - 2.5 V				200			200	[ "'`
	current	Carry input	1					250			250	
		Mode input						-2			-2	
	Low-level	Any A or B input	1	V 0 F V				-6			-6	mA
IIL	input	Any S input	V <sub>CC</sub> = MAX,	V   - U.5 V				-8			-8	] ''''`
	current	Carry input	1					-10			-10	
los		t output current, except A = B §	V <sub>CC</sub> = MAX			-40		-100	-40		-100	mA
Icc	Supply curr	ent	V <sub>CC</sub> = MAX, See Note 3	T <sub>A</sub> = 125°C,	W package only			195				mA
	CC cabbilliani		V <sub>CC</sub> = MAX,	See Note 3	All packages		120	220		120	220	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>\</sup>ddagger$ AII typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 3: I<sub>CC</sub> is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and  $\overline{A}$  inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. SO through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988


# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (C<sub>L</sub> = 15 pF, R<sub>L</sub> = 280 $\Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH					7	10.5	ns
tPHL	C <sub>n</sub>	C <sub>n+4</sub>			7	10.5	
tPLH	Any Ā or B	C	M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	ns
tPHL	Any A or B	C <sub>n+4</sub>	S1 = S2 = 0 V (SUM mode)		12.5	18.5	
tPLH	Any Ā or B	M = 0 V, S0 = S3 = 0 V,			15.5	23	ns
tPHL	Ally A OI B	C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		15.5	23	
tPLH	C	Any F	M = 0 V		7	12	ns
tPHL	- C <sub>n</sub>	Ally !	(SUM or DIFF mode)		7	12	
tPLH	Any Ā or B	G	M = 0 V, S0 = S3 = 4.5 V,		8	12	ns
tPHL	Any A or b		S1 = S2 = 0 V (SUM mode)		7.5	12	
t <sub>PLH</sub>	Any Ā or B	G	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	Any A or B	G	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	
<sup>t</sup> PLH	Any A or B	P	M = 0 V, S0 = S3 = 4.5 V,		7.5		l ns
tPHL	AnyAorb	f	S1 = S2 = 0 V (SUM mode)		7.5	12	
<sup>t</sup> PLH	Any A or B	P	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	Any A or B		S1 = S2 = 4.5 V (DIFF mode)		10.5	15	
t <sub>PLH</sub>	A <sub>i</sub> or B <sub>i</sub>	Fi	M = 0 V, S0 = S3 = 4.5 V,		11	16.5	ns
tPHL	Ai or Bi		S1 = S2 = 0 V (SUM mode)		11	16.5	
tPLH		-	M = 0 V, S0 = S3 = 0 V,		14	20	ns
tPHL	$\overline{A_i}$ or $\overline{B_i}$	F;	S1 = S2 = 4.5 V (DIFF mode)		14	22	113
tPLH	7 . 5	7.	M = 4.5 V (logic mode)		14		ns
tPHL.	Ā <sub>i</sub> or $\overline{B}_i$	F <sub>i</sub>	W = 4.5 V (logic filode)		14		
tPLH	A	A = B	M = 0 V, S0 = S3 = 0 V,		15	23	ns
tPHL	Any $\overline{A}$ or $\overline{B}$	A-B	S1 = S2 = 4.5 V (DIFF mode)		20	30	


 $<sup>^{\</sup>dagger}$ tpLH = propagation delay time, low-to-high-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

### schematics of inputs and outputs







tpHL = propagation delay time, high-to-low-level output

SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

#### PARAMETER MEASUREMENT INFORMATION

#### **SUM MODE TEST TABLE**

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

	INPUT	OTHER INPUT SAME BIT		OTHER DA	TA INPUTS	OUTPUT	OUTPUT	
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
tPLH tPHL	Āi	≅ <sub>i</sub>	None	Remaining A and B	Cn	Fi	In-Phase	
tPLH tPHL	Bi	Āi	None	Remaining A and B	Cn	Fi	In-Phase	
tPLH tPHL	Āį	Bi	None	None	Remaining Ā and B, C <sub>n</sub>	P	In-Phase	
tPLH tPHL	Bi	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	Þ	In-Phase	
tPLH tPHL	Āi	None	Ē;	Remaining B	Remaining A, C <sub>n</sub>	G	In-Phase	
tPLH tPHL	Bi	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	G	In-Phase	
tPLH tPHL	Cn	None	None	AII Ā	AII B	Any F or C <sub>n+4</sub>	In-Phase	
tPLH tPHL	Āi	None	Bi	Remaining B	Remaining A, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase	
tPLH tPHL	Bi	None	Āi	Remaining B	Remaining A, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase	

# DIFF MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

	INPUT	OTHER INPUT SAME BIT		OTHER DA	TA INPUTS	OUTPUT	OUTPUT WAVEFORM	
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	TEST	(See Note 4)	
	1531	4.5 V	GND	4.5 V	GND	1651		
<sup>t</sup> PLH	Āį	None	B;	Remaining	Remaining	Fi	In-Phase	
tPHL.		INONE	١,	Ā	B, C <sub>n</sub>			
<sup>t</sup> PLH	B <sub>i</sub>	Āi	None	Remaining Remaining		F;	Out-of-Phase	
tPHL.	, <sub>0</sub> ,	^'	140116	Ā	B, C <sub>n</sub>	''		
<sup>t</sup> PLH	Āi	None	B <sub>i</sub>	None	Remaining	P	In-Phase	
tPHL.	٦'	140116	J 51	110110	A and B, C <sub>n</sub>	l .		
<sup>t</sup> PLH	Ē;	Āi	None	None	Remaining	Ē	Out-of-Phase	
<sup>t</sup> PHL	Pi	~'	140176	None	A and B, C <sub>n</sub>	· ·		
tPLH .	Āi	B <sub>i</sub>	None	None	Remaining	G	In-Phase	
<sup>t</sup> PHL	7'	"	None	140.16	A and B, C <sub>n</sub>			
<sup>t</sup> PLH	B <sub>i</sub>	None Ā;	Δ.	Ā <sub>i</sub> None	Remaining	G	Out-of-Phase	
<sup>t</sup> PHL	] "	1.00.00	'''	1.00.10	A and B, C <sub>n</sub>			
<sup>t</sup> PLH	Āį	None	ΪΒ̈́i	Remaining	Remaining	A = B	In-Phase	
tPHL.	<b>1</b>	140118	"	Ā	B, C <sub>n</sub>			
<sup>t</sup> PLH	8;	Āi	None	Remaining	Remaining	A = B	Out-of Phase	
tPHL	] "	~		Ā	B, C <sub>n</sub>			
<sup>t</sup> PLH	Cn	None	None	_ All _	None	Cn+4	In-Phase	
tPHL.	]	110		A and B		or any F		
<sup>t</sup> PLH	Āį	B <sub>i</sub>	None	None	Remaining	Cn+4	Out-of-Phase	
tpHL .		J 51		1	Ā, B, C <sub>n</sub>			
<sup>t</sup> PLH	B <sub>i</sub>	None	Āi	None	None Remaining		In -Phase	
tPHL.	] -'		'		A, B, C <sub>n</sub>	C <sub>n+4</sub>		

# LOGIC MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER D	ATA INPUTS	OUTPUT	OUTPUT WAVEFORM
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)
<sup>t</sup> PLH <sup>t</sup> PHL	Āi	Bi	None	None	Remaining A and B, C <sub>n</sub>	ř,	Out-of-Phase
tPLH tPHL	B,	Āį	None	None	Remaining A and B, C <sub>n</sub>	Fi	Out-of-Phase

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com 13-Apr-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/07801BJA	ACTIVE	CDIP	J	24	1	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07801BJA	Samples
M38510/07801BJA	ACTIVE	CDIP	J	24	1	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07801BJA	Samples
SN54LS181J	ACTIVE	CDIP	J	24	1	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	-55 to 125	SN54LS181J	Samples
SNJ54LS181J	ACTIVE	CDIP	J	24	1	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS181J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Apr-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

4040084/C 10/97

#### J (R-GDIP-T\*\*)

#### 24 PINS SHOWN

### **CERAMIC DUAL-IN-LINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated