











SN65DSI85

SLLSEB9E - SEPTEMBER 2012-REVISED AUGUST 2015

SN65DSI85 MIPI[®] DSI Bridge to FlatLink™ LVDS **Dual Channel DSI to Dual-Link LVDS Bridge**

Features

- Implements MIPI® D-PHY Version 1.00.00 Physical Layer Front-End and Display Serial Interface (DSI) Version 1.02.00
- Dual-Channel DSI Receiver Configurable for One, Two, Three, or Four D-PHY Data Lanes Per Channel Operating up to 1 Gbps Per Lane
- Supports 18-bpp and 24-bpp DSI Video Packets with RGB666 and RGB888 Formats
- Suitable for 60 fps WQXGA 2560 x 1600 Resolution at 18-bpp and 24-bpp Color, and WUXGA 1920 x 1200 Resolution with 3D Graphics at 60 fps (120 fps Equivalent)
- MIPI® Front-End Configurable for Single-Channel or Dual-Channel DSI Configurations
- FlatLink™ Output Configurable for Single-Link or **Dual-Link LVDS**
- Supports Dual-Channel DSI ODD or EVEN and LEFT or RIGHT Operating Modes
- Supports Two Single-Channel DSI to Two Single-Link LVDS Operating Mode
- LVDS Output Clock Range of 25 MHz to 154 MHz in Dual-Link or Single-Link Mode
- LVDS Pixel Clock May be Sourced from Free-Running Continuous D-PHY Clock or External Reference Clock (REFCLK)
- 1.8-V Main V_{CC} Power Supply
- Low-Power Features Include SHUTDOWN Mode. Reduced LVDS Output Voltage Swing, Common Mode, and MIPI® Ultra-Low Power State (ULPS) Support
- LVDS Channel SWAP, LVDS PIN Order Reverse Feature for Ease of PCB Routing
- ESD Rating ±2 kV (HBM)
- Packaged in 64-pin 5 mm x 5 mm BGA MICROSTAR JUNIOR (ZQE)
- Temperature Range: -40°C to 85°C

2 Applications

- Tablet PC, Notebook PC, Netbooks
- Mobile Internet Devices

3 Description

The SN65DSI85 DSI to FlatLink bridge features a dual-channel MIPI D-PHY receiver configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 8 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a FlatLink compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS, or two Single-Link LVDS interface(s) with four data lanes per link.

The SN65DSI85 is well suited for WQXGA (2560 x 1600) at 60 frames per second, as well as 3D Graphics at WUXGA and True HD (1920 x 1080) resolutions at an equivalent 120 fps with up to 24 bits-per-pixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

Designed with industry-compliant technology, the SN65DSI85 is compatible with a wide range of micro-processors, and is designed with a range of power management features including lowswing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.

The SN65DSI85 is implemented in a small outline 5mm x 5-mm PBGA at 0.5-mm pitch package, and operates across a temperature range from -40°C to 85°C.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|------------------------------|-------------------|
| SN65DSI85 | BGA MICROSTAR JUNIOR (64) | 5.00 mm × 5.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application





Table of Contents

| 1 | Features 1 | | 8.5 Programming | 23 |
|---|--------------------------------------|----|--------------------------------------|----|
| 2 | Applications 1 | | 8.6 Register Maps | 24 |
| 3 | Description 1 | 9 | Application and Implementation | 36 |
| 4 | Revision History2 | | 9.1 Application Information | 36 |
| 5 | Pin Configuration and Functions 3 | | 9.2 Typical Applications | 37 |
| 6 | Specifications5 | 10 | Power Supply Recommendations | 43 |
| • | 6.1 Absolute Maximum Ratings 5 | | 10.1 V _{CC} Power Supply | 43 |
| | 6.2 ESD Ratings | | 10.2 VCORE Power Supply | 43 |
| | 6.3 Recommended Operating Conditions | 11 | Layout | 43 |
| | 6.4 Thermal Information6 | | 11.1 Layout Guidelines | 43 |
| | 6.5 Electrical Characteristics | | 11.2 Layout Example | 44 |
| | 6.6 Switching Characteristics | 12 | Device and Documentation Support | 45 |
| 7 | Parameter Measurement Information 10 | | 12.1 Community Resources | 45 |
| 8 | Detailed Description 12 | | 12.2 Trademarks | 45 |
| • | 8.1 Overview | | 12.3 Electrostatic Discharge Caution | 45 |
| | 8.2 Functional Block Diagram | | 12.4 Glossary | 45 |
| | 8.3 Feature Description | 13 | Mechanical, Packaging, and Orderable | 4E |
| | 8.4 Device Functional Modes | | Information | 45 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision I |) (September 2013 |) to Revision E |
|-------------------------|-------------------|-----------------|
|-------------------------|-------------------|-----------------|

Page

| • | Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section | 1 |
|---|--|----|
| • | Changed Figure 4, note 2 for clarification. | 11 |
| • | Changed item 3 of the ULPS sequence list for clarification. | 13 |
| • | Changed description of the Init seq7 - Recommended Initialization Sequence for clarification. | 16 |
| • | Changed description of Address 0x0A, Bit 7 in Table 8, CSR Bit Field Definitions - Reset and Clock Registers | 24 |
| • | Changed Address 0x18, Bits 3 and 2 Description, Address 0x18, Bit 1 Description, and Address 0x18, Bit 0 Description in Table 10 for clarification. | 27 |
| • | Changed Video STOP and Restart sequence, step 1 of the STOP sequence from "0(CSR 0x0A.7)" to "0(CSR 0x0D.0)" and step 3 of the Restart sequence from "Wait for the PLL_LOCK bit to be set(CSR 0x0A.7)." to "Wait for a minimum of 3 ms." | 36 |
| | | |

Changes from Original (August 2012) to Revision A

Page

| • | Changed the t _{setup} and t _{hold} NOM value of 1.5 to a MIN value of 1.5 | 6 |
|---|---|------------|
| • | Changed the value of V _{OH} From: 1.3 MIN To: 1.25 MIN | . 7 |
| • | Changed the I _{CC} TYP value From: 125 To: 127 and MAX value From: 200 To: 212 | . 7 |
| • | Added a TYP value of 7.7 to I _{ULPS} | 7 |
| • | Changed the I _{RST} TYP value From: 0.05 To: 0.04 and MAX value From: 0.2 To: 0.06 | . 7 |
| • | Added table note 2 | 7 |
| • | changed the values of VOD | 8 |
| • | changed the values of VOD | 8 |
| • | Changed the values of V _{OC(SS)} for test conditions CSR 0x19.6 = 0 and, or CSR 0x19.4 = 0 | . 8 |
| • | Added table note 3 | 8 |
| | | |

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



SLLSEB9E - SEPTEMBER 2012-REVISED AUGUST 2015




| 1A/\A/\A/ | ti | com | |
|------------------|----|-----|--|

| • | Changed the description of CHA_LVDS_VOD_SWING | . 2 |
|---|---|-----|
| • | Changed the description of CHB_LVDS_VOD_SWING | . 2 |



5 Pin Configuration and Functions

ZQE Package 64-Pin BGA MICROSTAR JUNIOR (Top View)



To minimize the power supply noise floor, provide good decoupling near the SN65DSI85 power pins. The use of four ceramic capacitors (2x 0.1 μ F and 2x 0.01 μ F) provides good performance. At the least, it is recommended to install one 0.1 μ F and one 0.01 μ F capacitor near the SN65DSI85. To avoid large current loops and trace inductance, the trace length between decoupling capacitor and device power inputs pins must be minimized. Placing the capacitor underneath the SN65DSI85 on the bottom of the PCB is often a good choice.



Pin Functions

| P | PIN | | | | |
|--------|-----------------------------------|------------------------------------|---|--|--|
| NAME | NO. | I/O | DESCRIPTION | | |
| ADDR | A1 | CMOS Input/Output | Local I ² C Interface Target Address Select. See Table 6. In normal operation this pin is an input. When the ADDR pin is programmed high, it should be tied to the same 1.8 V power rails where the SN65DSI85 VCC 1.8 V power rail is connected. | | |
| A_Y0N | C9 | | Flat in TM Channel A LVDC Data Output 0 | | |
| A_Y0P | C8 | | FlatLink™ Channel A LVDS Data Output 0. | | |
| A_Y1N | D9 | | FlatLink™ Channel A LVDS Data Output 1. | | |
| A_Y1P | D8 | | Tracellik Grianner A EVDS Data Output 1. | | |
| A_Y2N | E9 | | FlatLink™ Channel A LVDS Data Output 2. | | |
| A_Y2P | E8 | | Tracellik Grianner A EVDS Data Output 2. | | |
| A_Y3N | G9 | | FlatLink™ Channel A LVDS Data Output 3. A_Y3P and A_Y3N shall be left NC | | |
| A_Y3P | G8 | | for 18 bpp panels. | | |
| A_CLKN | F9 | | FlatLink™ Channel A LVDS Clock | | |
| A_CLKP | F8 | LVDS Output | TIALLIIK CHAINE A EVDO GIOCK | | |
| B_Y0N | A3 | EVDO Output | FlatLink™ Channel B LVDS Data Output 0. | | |
| B_Y0P | B3 | _ | Tracente Oriante B EVBO Bata Output 0. | | |
| B_Y1N | A4 | | FlatLink™ Channel B LVDS Data Output 1. | | |
| B_Y1P | B4 | _ | Tracein Onamor B EV Bo Bata Output 1. | | |
| B_Y2N | A5 | | FlatLink™ Channel B LVDS Data Output 2. | | |
| B_Y2P | B5 | - | Tracein Granici B 2756 Bata Galpat 2. | | |
| B_Y3N | A7 | - | FlatLink™ Channel B LVDS Data Output 3. B_Y3P and B_Y3N shall be left NC | | |
| B_Y3P | B7 | - | for 18 bpp panels. | | |
| B_CLKN | A6 | - | FlatLink™ Channel B LVDS Clock. | | |
| B_CLKP | B6 | | Tracein Granici B EVBC Glock. | | |
| DAON | J3 | - | MIPI® D-PHY Channel A Data Lane 0; data rate up to 1 Gbps. | | |
| DA0P | H3 | - | | | |
| DA1N | J4 | - | MIPI® D-PHY Channel A Data Lane 1; data rate up to 1 Gbps. | | |
| DA1P | H4 | - | | | |
| DA2N | J6 | - | MIPI® D-PHY Channel A Data Lane 2; data rate up to 1 Gbps. | | |
| DA2P | H6 | - | | | |
| DA3N | J7 | - | MIPI® D-PHY Channel A Data Lane 3; data rate up to 1 Gbps. | | |
| DA3P | H7 | - | | | |
| DACN | J5 | 1,7001 (710) | MIPI® D-PHY Channel A Clock Lane; operates up to 500 MHz. | | |
| DACP | H5 | LVDS Input (HS) CMOS Input (LS) | | | |
| DB0N | C1 | (Failsafe) | MIPI® D-PHY Channel B Data Lane 0; data rate up to 1 Gbps. | | |
| DB0P | C2 | _ | | | |
| DB1N | D1 | _ | MIPI® D-PHY Channel B Data Lane 1; data rate up to 1 Gbps. | | |
| DB1P | D2 | _ | , | | |
| DB2N | F1 | _ | MIPI® D-PHY Channel B Data Lane 2; data rate up to 1 Gbps. | | |
| DB2P | F2 | _ | | | |
| DB3N | G1 | _ | MIPI® D-PHY Channel B Data Lane 3; data rate up to 1 Gbps. | | |
| DB3P | G2 | - | , , , | | |
| DBCN | E1 | - | MIPI® D-PHY Channel B Clock Lane; operates up to 500 MHz. | | |
| DBCP | E2 | 0.400 | | | |
| EN | B1 | CMOS Input with pullup (Failsafe) | Chip Enable and Reset. Device is reset (shutdown) when EN is low. | | |
| GND | A2, A8, B9, D5, E4, F4, F5, H9 | Power Supply | Reference Ground. | | |

Copyright © 2012–2015, Texas Instruments Incorporated



Pin Functions (continued)

| ı | PIN | 1/0 | | |
|--------|-------------------------------|--|---|--|
| NAME | NO. | I/O | DESCRIPTION | |
| IRQ | J9 | CMOS Output | Interrupt Signal. | |
| RSVD1 | H8 | CMOS Input/Output with pulldown | Reserved. This pin should be left unconnected for normal operation. | |
| RSVD2 | B2 | CMOS Input with pulldown | Reserved. This pin should be left unconnected for normal operation. | |
| REFCLK | H2 | CMOS Input (Failsafe) | Optional External Reference Clock for LVDS Pixel Clock. If an External Reference Clock is not used, this pin should be pulled to GND with an extern resistor. The source of the reference clock should be placed as close as possible with a series resistor near the source to reduce EMI. | |
| SCL | H1 | | Local I ² C Interface Clock. | |
| SDA | J1 | Open Drain Input/Output (Failsafe) | Local I ² C Interface Bi-directional Data Signal. | |
| vcc | A9, B8, D6, E5, E6, F6, J2 | Dower Supply | 1.8 V Power Supply. | |
| VCORE | J8 | Power Supply | 1.1 V Output from Voltage Regulator. This pin must have a 1 µF external capacitor to GND. | |

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-------------------------------------|--|------|-------|------|
| Supply Voltage | V _{CC} | -0.3 | 2.175 | V |
| Input Voltage | CMOS Input Terminals | -0.5 | 2.175 | V |
| | DSI Input Terminals (DA x P/N, DB x P/N) | -0.4 | 1.4 | V |
| Storage Temperature, T _S | | -65 | 105 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|--|---|-------|------|
| | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | \/ | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|----------------------|--|--------------------------------|-----|------|-------------------|
| V _{CC} | V _{CC} Power supply | 1.65 | 1.8 | 1.95 | V |
| V _{PSN} | Supply noise on any V _{CC} pin | f _(noise) > 1MHz | | 0.05 | V |
| T _A | Operating free-air temperature | -40 | | 85 | °C |
| T _{CASE} | Case temperature | | | 92.2 | °C |
| V _{DSI_PIN} | DSI input pin voltage range | -50 | | 1350 | mV |
| f _(I2C) | Local I ² C input frequency | | | 400 | kHz |
| f _{HS_CLK} | DSI HS clock input frequency | 40 | | 500 | MHz |
| t _{setup} | DSI HS data to clock setup time | 0.15 | | | UI ⁽¹⁾ |
| t _{hold} | DSI HS data to clock hold time; see Figure 6 | 0.15 | | | UI ⁽¹⁾ |
| Z _L | LVDS output differential impedance | 90 | | 132 | Ω |

⁽¹⁾ The unit interval (UI) is one half of the period of the HS clock; at 500 MHz the minimum setup and hold time is 150 ps

6.4 Thermal Information

| | | SN65DSI85 | |
|----------------------|--|-----------|------|
| | THERMAL METRIC ⁽¹⁾ | | UNIT |
| | | 64 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 72.1 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 35.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 35.2 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 1.2 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 36.1 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|----------------------|--|--|-----------|--------------------|-----------|------|
| V _{IL} | Low-level control signal input voltage | | | | 0.3 x VCC | V |
| V _{IH} | High-level control signal input voltage | | 0.7 × VCC | | | V |
| V _{OH} | High-level output voltage | I _{OH} = -4 mA | 1.25 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 4 mA | | | 0.4 | V |
| I _{LKG} | Input failsafe leakage current | V _{CC} = 0; V _{CC(PIN)} = 1.8 V | | | ±30 | μΑ |
| I _{IH} | High level input current | Any input terminal | | | ±30 | μΑ |
| I _{IL} | Low level input current | Any input terminal | | | ±30 | μА |
| loz | High-impedance output current | Any output terminal | | | ±10 | μА |
| los | Short-circuit output current | Any output driving GND short | | | ±20 | mA |
| I _{cc} | Device active current | See (2) | | 127 | 212 | mA |
| I _{ULPS} | Device standby current | All data and clock lanes are in ultra-low power state (ULPS) | | 7.7 | 10 | mA |
| RST | Shutdown current | EN = 0 | | 0.04 | 0.06 | mA |
| R _{EN} | EN control input resistor | | | 200 | | kΩ |
| MIPI DSI IN | TERFACE | | | | | |
| V _{IH-LP} | LP receiver input high threshold | See Figure 1 | 880 | | | mV |
| V _{IL-LP} | LP receiver input low threshold | See Figure 1 | | | 550 | mV |
| V _{ID} | HS differential input voltage | | 70 | | 270 | mV |
| V _{IDT} | HS differential input voltage threshold | | | | 50 | mV |
| V _{IL-ULPS} | LP receiver input low threshold; ultra-low power state (ULPS) | | | | 300 | mV |
| V _{CM-HS} | HS common mode voltage; steady-state | | 70 | | 330 | mV |
| ΔV _{CM-HS} | HS common mode peak-to-peak variation including symbol delta and interference | | | | 100 | mV |
| V _{IH-HS} | HS single-ended input high voltage | See Figure 1 | | | 460 | mV |
| V _{IL-HS} | HS single-ended input low voltage | See Figure 1 | -40 | | | mV |
| V _{TERM-EN} | HS termination enable; single-ended input voltage (both Dp AND Dn apply to enable) | Termination is switched simultaneous for Dn and Dp | | | 450 | mV |
| R _{DIFF-HS} | HS mode differential input impedance | | 80 | | 125 | Ω |

Maximum values are at $V_{CC} = 1.95 \text{ V}$ and $T_A = 85^{\circ}\text{C}$

All typical values are at V_{CC} = 1.8V and T_A = 25°C SN65DSI85: DUAL Channel DSI to DUAL Channel LVDS, 1920 x 1200 (a) number of LVDS lanes = 2x(3 data lanes + 1 CLK lane) (b) number of DSI lanes = 2x(4 data lanes + 1 CLK lane

⁽c) LVDS CLK OUT = 81.6M

⁽d) DSI CLK = 490M

⁽e) RGB888, LVDS18bpp



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|---------------------|---|--|------|--------------------|------|------|
| FLATLINK | LVDS OUTPUT | | | | | |
| | | CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00 100Ω near end termination | 180 | 245 | 313 | |
| | | CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01 100Ω near end termination | 215 | 293 | 372 | |
| | | CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10 100 Ω near end termination | 250 | 341 | 430 | |
| V _{OD} | Steady-state differential output voltage | CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11 100Ω near end termination | 290 | 389 | 488 | |
| VODI | A_Y x P/N and B_Y x P/N | CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00 200Ω near end termination | 150 | 204 | 261 | mV |
| | | CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01 200Ω near end termination | 200 | 271 | 346 | |
| | | CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10 200Ω near end termination | 250 | 337 | 428 | |
| | | CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11 200 Ω near end termination | 300 | 402 | 511 | |
| | Steady-state differential output voltage for A_CLKP/N and B_CLKP/N | CSR 0x19.3:2=00 and/or CSR 0x19.1:0=00 near end termination | 140 | 191 | 244 | mV |
| | | CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01 100Ω near end termination | 168 | 229 | 290 | |
| | | CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10 100Ω near end termination | 195 | 266 | 335 | |
| V I | | CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11 100Ω near end termination | 226 | 303 | 381 | |
| V _{OD} | | CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00 200Ω near end termination | 117 | 159 | 204 | |
| | | CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01 200 Ω near end termination | 156 | 211 | 270 | |
| | | CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10 200 Ω near end termination | 195 | 263 | 334 | |
| | | CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11 200 Ω near end termination | 234 | 314 | 399 | |
| V V _{OD} | Change in steady-state differential output voltage between opposite binary states | RL = 100Ω | | | 35 | mV |
| / _{OC(SS)} | Steady state common-mode output voltage (3) | CSR 0x19.6 = 1 and CSR 0x1B.6 = 1; and, or CSR 0x19.4 = 1 and CSR 0x1B.4 = 1; see Figure 2 | 0.8 | 0.9 | 1 | V |
| 33(30) | voitage (**) | CSR 0x19.6 = 0 and, or CSR 0x19.4 = 0; see Figure 2 | 1.15 | 1.25 | 1.35 | |
| OC(PP) | Peak-to-peak common-mode output voltage | see Figure 2 | | | 35 | mV |
| LVDS_DIS | Pull-down resistance for disabled LVDS outputs | | | 1 | | kΩ |

⁽³⁾ Tested at V_{CC} = 1.8V , T_A = -40°C for MIN, T_A = 25°C for TYP, T_A = 85°C for MAX.



Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|---------------------------------|---|-----------------------------|---------------------------|--------------------|---------------------------|------|
| DSI | | | | | | |
| t _{GS} | DSI LP glitch suppression pulse width | | | | 300 | ps |
| t _{SK} | Skew time from DSI Channel A to Channel B in dual DSI operation | See Figure 18 | | | | |
| LVDS | | | | | • | |
| t _c | Output clock period | | 6.49 | | 40 | ns |
| t _w | High-level output clock (CLK) pulse duration | | | 4/7 t _c | | ns |
| t ₀ | Delay time, CLK↑ to 1st serial bit position | | -0.15 | | 0.15 | ns |
| t ₁ | Delay time, CLK↑ to 2nd serial bit position | | 1/7 t _c - 0.15 | | 1/7 t _c + 0.15 | ns |
| t ₂ | Delay time, CLK↑ to 3rd serial bit position | $t_c = 6.49 \text{ ns};$ | 2/7 t _c - 0.15 | | 2/7 t _c + 0.15 | ns |
| t ₃ | Delay time, CLK↑ to 4th serial bit position | Input clock jitter < 25 ps | 3/7 t _c - 0.15 | | 3/7 t _c + 0.15 | ns |
| t ₄ | Delay time, CLK↑ to 5th serial bit position | (REFCLK) | 4/7 t _c - 0.15 | | 4/7 t _c + 0.15 | ns |
| t ₅ | Delay time, CLK↑ to 6th serial bit position | | 5/7 t _c - 0.15 | | 5/7 t _c + 0.15 | ns |
| t ₆ | Delay time, CLK↑ to 7th serial bit position | | 6/7 t _c - 0.15 | | 6/7 t _c + 0.15 | ns |
| t _r | Differential output rise-time | Firms 0 | 400 | | 500 | |
| t _f | Differential output fall-time | see Figure 3 | 180 | | 500 | ps |
| | LVDS CLK A to CLK B skew | | -10 | | 10 | ps |
| EN, ULPS, | RESET | | | | | |
| t _{en} | Enable time from EN or ULPS | t _{c(o)} = 12.9 ns | | | 1 | ms |
| t _{dis} | Disable time to standby; see Figure 4 | t _{c(o)} = 12.9 ns | | | 0.1 | ms |
| t _{reset} | Reset Time | | 10 | | | ms |
| REFCLK | | | | | | |
| F _{REFCLK} | REFCLK Freqeuncy. Supported frequencies: 25 MHz - 15 4MHz | | 25 | | 154 | MHz |
| t _r , t _f | REFCLK rise and fall time | | 100ps | | 1ns | S |
| t _{pj} | REFCLK Peak-to-Peak Phase Jitter | | | | 50 | ps |
| Duty | REFCLK Duty Cycle | | 40% | 50% | 60% | |
| REFCLK or | DSI CLK (DACP/N, DBCP/N) | · | • | | | |
| 000 0110 | SSC enabled Input CLK center spread depth (2) | | 0.5% | 1% | 2% | |
| SSC_CLKIN | Modulation Frequency Range | | 30 | | 60 | kHz |

All typical values are at V_{CC} = 1.8 V and T_A = 25°C For EMI reduction purpose, SN65DSI85 supports the center spreading of the LVDS CLK output through the REFCLK or DSI CLK input. The center spread CLK input to the REFCLK or DSI CLK is passed through to the LVDS CLK output A_CLKP/N and/or B_CLKP/N.




Figure 1. DSI Receiver Voltage Definitions






Figure 2. Test Load and Voltage Definitions for FlatLink™ Outputs

7 Parameter Measurement Information





Figure 3. SN65DSI85 FlatLink™ Timing Definitions

Copyright © 2012–2015, Texas Instruments Incorporated



Parameter Measurement Information (continued)



- (1) The Initialization sequence can be found at Recommended Initialization Sequence section of this document. The "Init seq*" corresponds to the sequence number in the Recommended Initialization Sequence section.
- (2) A_CLKP/N (LVDS_CHA_CLK) and CHA LVDS data lanes 0-2 output valid CLK and data after internal PLL locks(minimum of 3ms after PLL_EN at address offset 0x0D is set). Other LVDS CLK/data lanes stay low until they are configured to be enabled in corresponding CSRs. CLK source(REF_CLK or DSI HS CLK) must be at a valid frequency as programmed in CSR for the PLL to lock correctly. Refer to Clock Configurations and Multipliers section for details.
- (3) The LP11 to HS transition to the data lanes and the CLK lane MUST be done per the timing requirements specified in the MIPI® D-PHY Specification.

Figure 4. RESET and Initialization Timing Definition While V_{CC} is High



- (1) See the ULPS section of the data sheet for the ULPS entry and exit sequence.
- (2) ULPS entry and exit protocol and timing requirements must be met per MIPI® DPHY specification.

Figure 5. ULPS Timing Definition




Figure 6. DSI HS Mode Receiver Timing Definitions




8 Detailed Description

8.1 Overview

The SN65DSI85 to FlatLink bridge features a dual-channel MIPI D-PHY receiver front-end configuration with 4 lanes per channel operating a 1 Gbps per lane; a maximum input bandwidth of 8 Gbps. The bridge decodes MIPI DSI 18bpp RGB666 and 24 bpp RGB8888 packets and converts the formatted video data stream to a FlatLink compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS Single-Link LVDS, or two Single-Link LVDS interface(s) with four data lanes per link.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Clock Configurations and Multipliers

The FlatLink™ LVDS clock may be derived from the DSI channel A clock, or from an external reference clock source. When the MIPI® D-PHY channel A HS clock is used as the LVDS clock source, the D-PHY clock lane must operate in HS free-running (continuous) mode; this feature eliminates the need for an external reference clock reducing system costs

The reference clock source is selected by HS_CLK_SRC (CSR 0x0A.0) programmed through the local I2C interface. If an external reference clock is selected, it is multiplied by the factor in REFCLK_MULTIPLIER (CSR 0x0B.1:0) to generate the FlatLink™ LVDS output clock. When an external reference clock is selected, it must be between 25 MHz and 154 MHz. If the DSI channel A clock is selected, it is divided by the factor in DSI_CLK_DIVIDER (CSR 0x0B.7:3) to generate the FlatLink™ LVDS output clock. Additionally, LVDS_CLK_RANGE (CSR 0x0A.3:1) and CH_DSI_CLK_RANGE(CSR 0x12) must be set to the frequency range of the FlatLink™ LVDS output clock and DSI Channel A input clock respectively for the internal PLL to operate correctly. After these settings are programmed, PLL_EN (CSR 0x0D.0) must be set to enable the internal PLL.

8.3.2 ULPS

The SN65DSI85 supports the MIPI® defined ultra-low power state (ULPS). While the device is in the ULPS, the CSR registers are accessible via I2C interface. ULPS sequence should be issued to all active DSI CLK and/or DSI data lanes of the enabled DSI Channels for the SN65DSI85 enter the ULPS. The Following sequence should be followed to enter and exit the ULPS.

- 1. Host issues a ULPS entry sequence to all DSI CLK and data lanes enabled.
- 2. When host is ready to exit the ULPS mode, host issues a ULPS exit sequence to all DSI CLK and data lanes that need to be active in normal operation.
- 3. Wait for a minimum of 3 ms.
- 4. Set the SOFT_RESET bit (CSR 0x09.0).
- 5. Device resumes normal operation.(i.e video streaming resumes on the panel).

8.3.3 LVDS Pattern Generation

The SN65DSI85 supports a pattern generation feature on LVDS Channels. This feature can be used to test the LVDS output path and LVDS panels in a system platform. The pattern generation feature can be enabled by setting the CHA_TEST_PATTERN bit at address 0x3C. No DSI data is received while the pattern generation feature is enabled.

There are three modes available for LVDS test pattern generation. The mode of test pattern generation is determined by register configuration as shown in the tables below.

Table 1. Test Pattern Generation

| Test Pattern Generation Mode | Register Configurations |
|---|---|
| Single LVDS configuration mode | LVDS_LINK_CFG(CSR 0x18.4) = 1b DSI_CH_MODE(CSR 0x10.6:5) = XXb CHA_TEST_PATTERN(CSR 0x3C.4) = 1b CHB_TEST_PATTERN(CSR 0x3C.0) = 0b |
| Dual LVDS configuration mode | LVDS_LINK_CFG(CSR 0x18.4) = 0b DSI_CH_MODE(CSR 0x10.6:5) = 0Xb CHA_TEST_PATTERN(CSR 0x3C.4) = 1b CHB_TEST_PATTERN(CSR 0x3C.0) = 0b |
| Two independent LVDS configuration mode | LVDS_LINK_CFG(CSR 0x18.4) = 0b DSI_CH_MODE(CSR 0x10.6:5) = 10b CHA_TEST_PATTERN(CSR 0x3C.4) = 1b CHB_TEST_PATTERN(CSR 0x3C.0) = 1b |

The following tables show lists of video registers that need to be configured for test pattern generation video parameters.

1. Single LVDS configuration



Table 2. Video Registers

| Bit Address | Register Name |
|-------------|--------------------------------|
| 0x20.7:0 | CHA_ACTIVE_LINE_LENGTH_LOW |
| 0x21.3:0 | CHA_ACTIVE_LINE_LENGTH_HIGH |
| 0x24.7:0 | CHA_VERTICAL_DISPLAY_SIZE_LOW |
| 0x25.3:0 | CHA_VERTICAL_DISPLAY_SIZE_HIGH |
| 0x2C.7:0 | CHA_HSYNC_PULSE_WIDTH_LOW |
| 0x2D.1:0 | CHA_HSYNC_PULSE_WIDTH_HIGH |
| 0x30.7:0 | CHA_VSYNC_PULSE_WIDTH_LOW |
| 0x31.1:0 | CHA_VSYNC_PULSE_WIDTH_HIGH |
| 0x34.7:0 | CHA_HORIZONTAL_BACK_PORCH |
| 0x36.7:0 | CHA_VERTICAL_BACK_PORCH |
| 0x38.7:0 | CHA_HORIZONTAL_FRONT_PORCH |
| 0x3A.7:0 | CHA_VERTICAL_FRONT_PORCH |

- 2. Dual LVDS configuration
 - Same set of video registers are used as in single LVDS configuration.
- 3. Two independent LVDS configuration mode.

Both Channel A and Channel B register parameters need to be configured.

Table 3. Channel A and B Registers

| Bit Address | Register Name |
|-------------|--------------------------------|
| | Channel A |
| 0x20.7:0 | CHA_ACTIVE_LINE_LENGTH_LOW |
| 0x21.3:0 | CHA_ACTIVE_LINE_LENGTH_HIGH |
| 0x24.7:0 | CHA_VERTICAL_DISPLAY_SIZE_LOW |
| 0x25.3:0 | CHA_VERTICAL_DISPLAY_SIZE_HIGH |
| 0x2C.7:0 | CHA_HSYNC_PULSE_WIDTH_LOW |
| 0x2D.1:0 | CHA_HSYNC_PULSE_WIDTH_HIGH |
| 0x30.7:0 | CHA_VSYNC_PULSE_WIDTH_LOW |
| 0x31.1:0 | CHA_VSYNC_PULSE_WIDTH_HIGH |
| 0x34.7:0 | CHA_HORIZONTAL_BACK_PORCH |
| 0x36.7:0 | CHA_VERTICAL_BACK_PORCH |
| 0x38.7:0 | CHA_HORIZONTAL_FRONT_PORCH |
| 0x3A.7:0 | CHA_VERTICAL_FRONT_PORCH |
| | Channel B |
| 0x22.7:0 | CHB_ACTIVE_LINE_LENGTH_LOW |
| 0x23.3:0 | CHB_ACTIVE_LINE_LENGTH_HIGH |
| 0x26.7:0 | CHB_VERTICAL_DISPLAY_SIZE_LOW |
| 0x27.3:0 | CHB_VERTICAL_DISPLAY_SIZE_HIGH |
| 0x2E.7:0 | CHB_HSYNC_PULSE_WIDTH_LOW |
| 0x2F.1:0 | CHB_HSYNC_PULSE_WIDTH_HIGH |
| 0x32.7:0 | CHB_VSYNC_PULSE_WIDTH_LOW |
| 0x33.1:0 | CHB_VSYNC_PULSE_WIDTH_HIGH |
| 0x35.7:0 | CHB_HORIZONTAL_BACK_PORCH |
| 0x37.7:0 | CHB_VERTICAL_BACK_PORCH |
| 0x39.7:0 | CHB_HORIZONTAL_FRONT_PORCH |
| 0x3B.7:0 | CHB_VERTICAL_FRONT_PORCH |



8.4 Device Functional Modes

8.4.1 Operating Modes

The SN65DSI85 can be configured for several different operating modes via LVDS_LINK_CFG (CSR 0x18.4), LEFT_RIGHT_PIXELS (CSR 0x10.7), and DSI_CHANNEL_MODE (CSR 0x10.6:5). These modes are summarized in Table 4. In each of the modes, video data can be 18 bpp or 24 bpp.

Table 4. SN65DSI85 Operating Modes

| MODE | CSR 0x18.4 | CSR 0x10.7 | CSR 0x10.6:5 | DESCRIPTION | | |
|--|--------------------------------|------------|--------------|---|--|--|
| MODE | LVDS_LINK_CFG LEFT_RIGHT_PIXES | | DSI_CH_MODE | DESCRIPTION | | |
| Single DSI Input to Single-Link LVDS | 1 | N/A | 01 | Single DSI Input on Channel A to Single-Link LVDS output on Channel A. | | |
| Single DSI Input to Dual-Link LVDS | 0 | N/A | 01 | Single DSI Input on Channel A to Dual-Link LVDS output with Odd pixels on Channel A and Even pixels on Channel B. | | |
| Dual DSI Input (Odd/Even) to Single- Link LVDS ⁽¹⁾ | 1 | 0 | 00 | Dual DSI Input with Odd pixels received on Channel A and Even pixels received on Channel B. Data is output to Single-Link LVDS on Channel A. | | |
| Dual DSI Input (Odd/Even) to Dual-Link LVDS ⁽¹⁾ | 0 | 0 | 00 | Dual DSI Input with Odd pixels received on Channel A and Even pixels received on Channel B. Data is output to Dual-Link LVDS with Odd pixels on Channel A and Even pixels on Channel B. | | |
| Dual DSI Input (Left/Right) to Single- Link LVDS ⁽²⁾ | 1 | 1 | 00 | Dual DSI Input with Left pixels received on Channel A and Right pixels received on Channel B. Data is output to Single-Link LVDS on Channel A. | | |
| Dual DSI Input (Left/Right) to Dual-Link LVDS (2) | 0 | 1 | 00 | Dual DSI Input with Left pixels received on Channel A and Right pixels received on Channel B. Data is output to Dual-Link LVDS with Odd pixels on Channel A and Even pixels on Channel B. | | |
| Dual DSI Inputs (two streams) to two Single-Link LVDS ⁽³⁾ | 0 | N/A | 10 | One video stream input on DSI Channel A and output to Single-Link LVDS on Channel A. Another video stream input on DSI Channel B and output to Single-Link LVDS on Channel B. | | |

⁽¹⁾ In these modes, DSI Channel A and DSI Channel B must be set to have the same number of data lanes enabled and the data format must be the same for both lanes.

8.4.2 Reset Implementation

When EN is de-asserted (low), the SN65DSI85 is in SHUTDOWN or RESET state. In this state, CMOS inputs are ignored, the MIPI® D-PHY inputs are disabled and outputs are high impedance. It is critical to transition the EN input from a low to a high level after the V_{CC} supply has reached the minimum operating voltage as shown in Figure 7. This is achieved by a control signal to the EN input, or by an external capacitor connected between EN and GND.




Figure 7. Cold Start V_{CC} Ramp up to EN

⁽²⁾ In these modes, DSI Channel A and DSI Channel B can each have a different number of data lanes enabled, but the data format must be the same for both lanes.

⁽³⁾ In this mode, DSI Channel A and DSI Channel B can each have a different number of data lanes enabled, and the data format for each Channel can be different.



When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the V_{CC} supply, where a slower ramp-up results in a larger value external capacitor. See the latest reference schematic for the SN65DSI85 device and, or consider approximately 200 nF capacitor as a reasonable first estimate for the size of the external capacitor.

Both EN implementations are shown in Figure 8 and Figure 9.




Figure 8. External Capacitor Controlled EN

Figure 9. EN Input from Active Controller

When the SN65DSl85 is reset while V_{CC} is high, the EN pin must be held low for at least 10 ms before being asserted high as shown in Figure 4 to be sure that the device is properly reset. The DSI lanes including the CLK lanes MUST be driven to LP11 while the device is in reset until the EN pin is asserted high per the timing shown in Figure 4.

8.4.3 Recommended Initialization Sequence

Use the sequence listed in the Table 5 as the recommended initialization sequence for the SN65DSI85.

| INITIALIZATION SEQUENCE NUMBER | INITIALIZATION SEQUENCE DESCRIPTION |
|--------------------------------------|--|
| Init seq 1 | After power is applied and stable, all DSI Input lanes including DSI CLK(DA x P/N, DB x P/N) MUST be driven to LP11 state. |
| Init seq 2 | Assert the EN pin |
| Init seq 3 | Wait for 1ms for the internal voltage regulator to stabilize |
| Init seq 4 | Initialize all CSR registers to their appropriate values based on the implementation (The SN65DSI85 is not functional until the CSR registers are initialized) |
| Init seq 5 | Start the DSI video stream |
| Init seq 6 | Set the PLL_EN bit (CSR 0x0D.0) |
| Init seq 7 | Wait for a minimum of 3 ms. |
| Init seq 8 | Set the SOFT_RESET bit (CSR 0x09.0) |

Table 5. Recommended Initialization Sequence

8.4.4 LVDS Output Formats

The SN65DSI85 processes DSI packets and produces video data driven to the FlatLink™ LVDS interface in an industry standard format. Single-Link LVDS and Dual-Link LVDS are supported by the SN65DSI85; when the FlatLink™ output is implemented in a Dual-Link configuration, channel A carries the odd pixel data, and channel B carries the even pixel data. During conditions such as the default condition, and some video synchronization periods, where no video stream data is passing from the DSI input to the LVDS output, the SN65DSI85 transmits zero value pixel data on the LVDS outputs while maintaining transmission of the vertical sync and horizontal sync status.

Figure 10 illustrates a Single-Link LVDS 18 bpp application.

Figure 11 illustrates a Dual-Link 24 bpp application using Format 2, controlled by CHA_24BPP_FORMAT1 (CSR 0x18.1) and CHB_24BPP_FORMAT1 (CSR 0x18.0). In data Format 2, the two MSB per color are transferred on the Y3P/N LVDS lane.




Figure 12 illustrates a 24 bpp Single-Link application using Format 1. In data Format 1, the two LSB per color are transferred on the Y3P/N LVDS lane.

Figure 13 illustrates a Single-Link LVDS application where 24 bpp data is received from DSI and converted to 18 bpp data for transmission to an 18 bpp panel. This application is configured by setting CHA_24BPP_FORMAT1 (CSR 0x18.1) to 1 and CHA_24BPP_MODE (CSR 0x18.3) to 0. In this configuration, the SN65DSI85 will not transmit the 2 LSB per color since the Y3P/N LVDS lane is disabled.


NOTE

Note: Figure 10, Figure 11, Figure 12, and Figure 13 only illustrate a few example applications for the SN65DSI85. Other applications are also supported.



DE = Data Enable; Channel B Clock, Channel B Data, and A_Y3P/N are Output Low


Figure 10. FlatLink™ Output Data; Single-Link 18 bpp



DE = Data Enable; (o) = Odd Pixels; (e) = Even Pixels


Figure 11. FlatLink™ Output Data (Format 2); Dual-Link 24 bpp





DE = Data Enable; Channel B Clock and Data are Output Low

Figure 12. FlatLink™ Output Data (Format 1); Single-Link 24 bpp



DE = Data Enable; Channel B Clock, Channel B Data, and A_Y3P/N are Output Low; Channel B Clock, Channel B Data, and A Y3P/N are Output Low

Figure 13. FlatLink™ Output Data (Format 1); 24 bpp to Single-Link 18 bpp Conversion


8.4.5 DSI Lane Merging

The SN65DSI85 supports four DSI data lanes per input channel, and may be configured to support one, two, or three DSI data lanes per channel. Unused DSI input pins on the SN65DSI85 should be left unconnected or driven to LP11 state. The bytes received from the data lanes are merged in HS mode to form packets that carry the video stream. DSI data lanes are bit and byte aligned.


Figure 14 illustrates the lane merging function for each channel; 4-Lane, 3-Lane, and 2-Lane modes are shown.

Product Folder Links: SN65DSI85






4 DSI Data Lane Configuration (default)



3 DSI Data Lane Configuration



2 DSI Data Lane Configuration

Figure 14. SN65DSI85 DSI Lane Merging Illustration



8.4.6 DSI Pixel Stream Packets

The SN65DSI85 processes 18 bpp (RGB666) and 24 bpp (RGB888) DSI packets on each channel as shown in Figure 15, Figure 16, and Figure 17.




Figure 15. 18 bpp (Loosely Packed) DSI Packet Structure




Figure 16. 18 bpp (Tightly Packed) DSI Packet Structure




Figure 17. 24 bpp DSI Packet Structure

Product Folder Links: SN65DS/85



8.4.7 DSI Video Transmission Specifications

The SN65DSI85 supports burst video mode and non-burst video mode with sync events or with sync pulses packet transmission as described in the DSI specification. The burst mode supports time-compressed pixel stream packets that leave added time per scan line for power savings LP mode. The SN65DSI85 requires a transition to LP mode once per frame to enable PHY synchronization with the DSI host processor; however, for a robust and low-power implementation, the transition to LP mode is recommended on every video line.

Figure 18 illustrates the DSI video transmission applied to SN65DSI85 applications. In all applications, the LVDS output rate must be less than or equal to the DSI input rate. The first line of a video frame shall start with a VSS packet, and all other lines start with VSE or HSS. The position of the synchronization packets in time is of utmost importance since this has a direct impact on the visual performance of the display panel; that is, these packets generate the HS and VS (horizontal and vertical sync) signals on the LVDS interface after the delay programmed into CHA_SYNC_DELAY_LOW/HIGH (CSR 0x28.7:0 and 0x29.3:0) and/or CHB_SYNC_DELAY_LOW/HIGH (CSR 0x2A.7:0 and 0x2B.3:0). When configured for dual DSI channels, the SN65DSI85 uses the VSS, VSE, and HSS packets from channel A to generate the HS and VS (horizontal and vertical sync) signals on the LVDS interface, and the VSS, VSE, and HSS packets from channel B are ignored.

As required in the DSI specification, the SN65DSI85 requires that pixel stream packets contain an integer number of pixels (i.e. end on a pixel boundary); it is recommended to transmit an entire scan line on one pixel stream packet. When a scan line is broken in to multiple packets, inter-packet latency shall be considered such that the video pipeline (ie. pixel queue or partial line buffer) does not run empty (i.e. under-run); during scan line processing, if the pixel queue runs empty, the SN65DSI85 transmits zero data (18'b0 or 24'b0) on the LVDS interface.

When configured for dual DSI channels, the SN65DSI85 supports ODD/EVEN configurations and LEFT/RIGHT configurations. In the ODD/EVEN configuration, the odd pixels for each scan line are received on channel A, and the even pixels are received on channel B. In LEFT/RIGHT mode, the LEFT portion of the line is received on channel A, and the right portion of the line is received on channel B. Neither the channel A LEFT portion input or the channel B RIGHT portion input per line shall exceed 1408 pixels, which is defined as ½ of the maximum line size (2560 pixels in WQXGA 2560x1600 mode) plus 10% headroom. The pixels received on channel B in LEFT/RIGHT mode are buffered during the LEFT side transmission to LVDS, and begin transmission to LVDS when the LEFT-side input buffer runs empty.

When configured for two single DSI channels, the SN65DSI85 requires that the LVDS output clocks for both video data streams be the same.

NOTE


When the HS clock is used as a source for the LVDS pixel clock, the LP mode transitions apply only to the data lanes, and the DSI clock lane remains in the HS mode during the entire video transmission.

The DSI85 does not support the DSI Virtual Channel capability or reverse direction (peripheral to processor) transmissions.

Submit Documentation Feedback


Copyright © 2012–2015, Texas Instruments Incorporated






It is recommended to have $t_{SK(A\ B)}$ < 9 DSI HS Clock cycles or less than 3 Pixels data sample time.

More delay between DSI Channel A and B can be tolerated by SN65DSI85, contact Texas Instruments for SN65DSI8X device configuration information that would allow longer delay between DSI Channel A and B.





- (1) The assertion of HS is delayed (t_{PD}) by a programmable number of pixel clocks from the last bit of VSS/HSS packet received on DSI. The HS pulse width $(t_{W(HS)})$ is also programmable The illustration shows HS active low.
- (2) VS is signaled for a programmable number of lines (t_{LINE}) and is asserted when HS is asserted for the first line of the frame . VS is de -asserted when HS is asserted after the number of lines programmed has been reached. The illustration shows VS active low
- (3) DE is asserted when active pixel data is transmitted on LVDS, and polarity is set independent to HS/VS. The illustration shows DE active high
- (4) After the last pixel in an active line is output to LVDS, the LVDS data is output zero $\frac{1}{2}$




Figure 18. DSI Channel Transmission and Transfer Function



8.5 Programming

8.5.1 Local I²C Interface Overview

The SN65DSI85 local I²C interface is enabled when EN is input high, access to the CSR registers is supported during ultra-low power state (ULPS). The SCL and SDA terminals are used for I²C clock and I²C data respectively. The SN65DSI85 I²C interface conforms to the two-wire serial interface defined by the I²C Bus Specification, Version 2.1 (January 2000), and supports fast mode transfers up to 400 kbps.

The device address byte is the first byte received following the START condition from the master device. The 7 bit device address for SN65DSI85 is factory preset to 010110X with the least significant bit being determined by the ADDR control input. Table 6 clarifies the SN65DSI85 target address.

Table 6. SN65DSI85 I²C Target Address Description (1) (2)

| | SN65DSI85 I2C TARGET ADDRESS | | | | | | | |
|-------------|------------------------------|-------|-------|-------|-------|-------|-------------|--|
| BIT 7 (MSB) | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 (W/R) | |
| 0 | 1 | 0 | 1 | 1 | 0 | ADDR | 0/1 | |

- (1) When ADDR=1, Address Cycle is 0x5A (Write) and 0x5B (Read)
- (2) When ADDR=0, Address Cycle is 0x58 (Write) and 0x59 (Read)

The following procedure is followed to write to the SN65DSI85 I²C registers.

- 1. The master initiates a write operation by generating a start condition (S), followed by the SN65DSl85 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The SN65DSI85 acknowledges the address cycle.
- 3. The master presents the sub-address (I2C register within SN65DSI85) to be written, consisting of one byte of data, MSB-first.
- 4. The SN65DSI85 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the I²C register.
- 6. The SN65DSI85 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SN65DSI85.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure is followed to read the SN65DSI85 I²C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the SN65DSI85 7-bit address and a one-value "W/R" bit to indicate a read cycle.
- 2. The SN65DSI85 acknowledges the address cycle.
- 3. The SN65DSI85 transmit the contents of the memory registers MSB-first starting at register 00h. If a write to the SN65DSI85 I2C register occurred prior to the read, then the SN65DSI85 will start at the sub-address specified in the write.
- 4. The SN65DSI85 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I2C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the SN65DSI85 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

The following procedure is followed for setting a starting sub-address for I²C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the SN65DSI85 7-bit address and a zero-value "W/R" bit to indicate a write cycle
- 2. The SN65DSI85 acknowledges the address cycle.
- 3. The master presents the sub-address (I²C register within SN65DSI85) to be written, consisting of one byte of data, MSB-first.
- 4. The SN65DSI85 acknowledges the sub-address cycle.
- 5. The master terminates the write operation by generating a stop condition (P).



8.6 Register Maps

8.6.1 Control and Status Registers Overview

Many of the SN65DSI85 functions are controlled by the Control and Status Registers (CSR). All CSR registers are accessible through the local I²C interface.

See the following tables for the SN65DSI85 CSR descriptions. Reserved or undefined bit fields should not be modified. Otherwise, the device may operate incorrectly.

Table 7. CSR Bit Field Definitions – ID Registers

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS ⁽¹⁾ |
|-------------|--------|--|----------|-----------------------|
| 0x00 - 0x08 | 7:0 | Reserved Addresses 0x08 - 0x00 = {0x01, 0x20, 0x20, 0x20, 0x44, 0x53, 0x49, 0x38, 0x35} | Reserved | RO |

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write 1 to Clear; WO = Write Only (reads return undetermined values)

Table 8. CSR Bit Field Definitions - Reset and Clock Registers

| 4555500 | DIT(O) | DECODIFICAL | D==4111 = | 100500 (1) |
|---------|--------|--|-----------|------------|
| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
| 0x09 | 0 | SOFT_RESET This bit automatically clears when set to 1 and returns zeros when read. This bit must be set after the CSR's are updated. This bit must also be set after making any changes to the DSI clock rate or after changing between DSI burst and non-burst modes. 0 – No action (default) 1 – Reset device to default condition excluding the CSR bits. | 0 | WO |
| | 7 | PLL_EN_STAT After PLL_EN_STAT = 1, wait at least 3 ms for PLL to lock. 0 - PLL not enabled (default) 1 - PLL enabled | 0 | RO |
| 0x0A | 3:1 | LVDS_CLK_RANGE This field selects the frequency range of the LVDS output clock. 000 − 25 MHz ≤ LVDS_CLK < 37.5 MHz 001 − 37.5 MHz ≤ LVDS_CLK < 62.5 MHz 010 − 62.5 MHz ≤ LVDS_CLK < 87.5 MHz 011 − 87.5 MHz ≤ LVDS_CLK < 112.5 MHz 100 − 112.5 MHz ≤ LVDS_CLK < 137.5 MHz 101 − 137.5 MHz ≤ LVDS_CLK < 154 MHz 101 − Reserved 110 − Reserved | 101 | RW |
| | 0 | HS_CLK_SRC 0 – LVDS pixel clock derived from input REFCLK (default) 1 – LVDS pixel clock derived from MIPI D-PHY channel A HS continuous clock | 0 | RW |

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write 1 to Clear; WO = Write Only (reads return undetermined values)



Table 8. CSR Bit Field Definitions – Reset and Clock Registers (continued)

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| 0x0B | 7:3 | DSI_CLK_DIVIDER When CSR 0x0A.0 = 1, this field controls the divider used to generate the LVDS output clock from the MIPI D-PHY Channel A HS continuous clock. When CSR 0x0A.0 = 0, this field must be programmed to 00000. 00000 – LVDS clock = source clock (default) 00001 – Divide by 2 00010 – Divide by 3 00011 – Divide by 4 • 10111 – Divide by 24 11000 – Divide by 25 11001 through 11111 – Reserved | 00000 | RW |
| | 1:0 | REFCLK_MULTIPLIER When CSR 0x0A.0 = 0, this field controls the multiplier used to generate the LVDS output clock from the input REFCLK. When CSR 0x0A.0 = 1, this field must be programmed to 00. 00 - LVDS clock = source clock (default) 01 - Multiply by 2 10 - Multiply by 3 11 - Multiply by 4 | 00 | RW |
| 0x0D | 0 | PLL_EN When this bit is set, the PLL is enabled with the settings programmed into CSR 0x0A and CSR 0x0B. The PLL should be disabled before changing any of the settings in CSR 0x0A and CSR 0x0B. The input clock source must be active and stable before the PLL is enabled. 0 – PLL disabled (default) 1 – PLL enabled | 0 | RW |

Table 9. CSR Bit Field Definitions - DSI Registers

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| | 7 | LEFT_RIGHT_PIXELS This bit selects the pixel arrangement in dual channel DSI implementations. 0 – DSI channel A receives ODD pixels and channel B receives EVEN (default) 1 – DSI channel A receives LEFT image pixels and channel B receives RIGHT image pixels | 0 | RW |
| | 6:5 | DSI_CHANNEL_MODE 00 – Dual-channel DSI receiver 01 – Single channel DSI receiver (default) 10 – Two single channel DSI receivers 11 – Reserved | 01 | RW |
| 0x10 | 4:3 | CHA_DSI_LANES This field controls the number of lanes that are enabled for DSI Channel A. 00 – Four lanes are enabled 01 – Three lanes are enabled 10 – Two lanes are enabled 11 – One lane is enabled (default) Note: Unused DSI input pins on the SN65DSI85 should be left unconnected. | 11 | RW |
| | 2:1 | CHB_DSI_LANES This field controls the number of lanes that are enabled for DSI Channel B. 00 – Four lanes are enabled 01 – Three lanes are enabled 10 – Two lanes are enabled 11 – One lane is enabled (default) Note: Unused DSI input pins on the SN65DSI85 should be left unconnected. | 11 | RW |
| | 0 | SOT_ERR_TOL_DIS 0 - Single bit errors are tolerated for the start of transaction SoT leader sequence (default) 1 - No SoT bit errors are tolerated | 0 | RW |

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write 1 to Clear; WO = Write Only (reads return undetermined values)



Table 9. CSR Bit Field Definitions - DSI Registers (continued)

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| | 7:6 | CHA_DSI_DATA_EQ This field controls the equalization for the DSI Channel A Data Lanes 00 – No equalization (default) 01 – 1 dB equalization 10 – Reserved 11 – 2 dB equalization | 00 | RW |
| 0:44 | 5:4 | CHB_DSI_DATA_EQ This field controls the equalization for the DSI Channel B Data Lanes 00 – No equalization (default) 01 – 1 dB equalization 10 – Reserved 11 – 2 dB equalization | 00 | RW |
| 0x11 | 3:2 | CHA_DSI_CLK_EQ This field controls the equalization for the DSI Channel A Clock 00 – No equalization (default) 01 – 1 dB equalization 10 – Reserved 11 – 2 dB equalization | 00 | RW |
| | 1:0 | CHB_DSI_CLK_EQ This field controls the equalization for the DSI Channel A Clock 00 – No equalization (default) 01 – 1 dB equalization 10 – Reserved 11 – 2 dB equalization | 00 | RW |
| 0x12 | 7:0 | CHA_DSI_CLK_RANGE This field specifies the DSI Clock frequency range in 5 MHz increments for the DSI Channel A Clock 0x00 through 0x07 − Reserved 0x08 − 40 ≤ frequency < 45 MHz 0x09 − 45 ≤ frequency < 50 MHz • 0x63 − 495 ≤ frequency < 500 MHz 0x64 − 500 MHz 0x65 through 0xFF − Reserved | 0 | RW |
| 0x13 | 7:0 | CHB_DSI_CLK_RANGE This field specifies the DSI Clock frequency range in 5 MHz increments for the DSI Channel B Clock 0x00 through 0x07 − Reserved 0x08 − 40 ≤ frequency < 45 MHz 0x09 − 45 ≤ frequency < 50 MHz • 0x63 − 495 ≤ frequency < 500 MHz 0x64 − 500 MHz 0x65 through 0xFF − Reserved | 0 | RW |



Table 10. CSR Bit Field Definitions - LVDS Registers

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|--|---------|------------|
| | 7 | DE_NEG_POLARITY 0 – DE is positive polarity driven 1 during active pixel transmission on LVDS (default) 1 – DE is negative polarity driven 0 during active pixel transmission on LVDS | 0 | RW |
| | 6 | HS_NEG_POLARITY 0 – HS is positive polarity driven 1 during corresponding sync conditions 1 – HS is negative polarity driven 0 during corresponding sync (default) | 1 | RW |
| | 5 | VS_NEG_POLARITY 0 – VS is positive polarity driven 1 during corresponding sync conditions 1 – VS is negative polarity driven 0 during corresponding sync (default) | 1 | RW |
| | 4 | LVDS_LINK_CFG 0 – LVDS Channel A and Channel B outputs enabled When CSR 0x10.6:5 = 00 or 01, the LVDS is in Dual-Link configuration When CSR 0x10.6:5 = 10, the LVDS is in two Single-Link configuration 1 – LVDS Single-Link configuration; Channel A output enabled and Channel B output disabled (default) | 1 | RW |
| | 3 | CHA_24BPP_MODE 0 - Force 18bpp; LVDS channel A lane 4 (A_Y3P/N) is disabled (default) 1 - Force 24bpp; LVDS channel A lane 4 (B_Y3P/N) is enabled | 0 | RW |
| 0x18 | 2 | CHB_24BPP_MODE 0 - Force 18bpp; LVDS channel B lane 4 (A_Y3P/N) is disabled (default) 1 - Force 24bpp; LVDS channel B lane 4 (B_Y3P/N) is enabled | 0 | RW |
| | 1 | CHA_24BPP_FORMAT1 This field selects the 24bpp data format 0 – LVDS channel A lane A_Y3P/N transmits the 2 most significant bits (MSB) per color; Format 2 (default) 1 – LVDS channel B lane A_Y3P/N transmits the 2 least significant bits (LSB) per color; Format 1 Note1: This field must be 0 when 18bpp data is received from DSI. Note2: If this field is set to 1 and CHA_24BPP_MODE is 0, the SN65DSI85 will convert 24bpp data to 18bpp data for transmission to an 18bpp panel. In this configuration, the SN65DSI85 will not transmit the 2 LSB per color on LVDS channel A, since LVDS channel A lane A_Y3P/N is disabled. | 0 | RW |
| 0x19 | 0 | CHB_24BPP_FORMAT1 This field selects the 24bpp data format 0 – LVDS channel B lane B_Y3P/N transmits the 2 most significant bits (MSB) per color; Format 2 (default) 1 – LVDS channel B lane B_Y3P/N transmits the 2 least significant bits (LSB) per color; Format 1 Note1: This field must be 0 when 18bpp data is received from DSI. Note2: If this field is set to 1 and CHB_24BPP_MODE is 0, the SN65DSI85 will convert 24bpp data to 18bpp data for transmission to an 18bpp panel. In this configuration, the SN65DSI85 will not transmit the 2 LSB per color on LVDS channel B, since LVDS channel B lane B_Y3P/N is disabled. | 0 | RW |
| | 6 | CHA_LVDS_VOCM This field controls the common mode output voltage for LVDS Channel A 0 – 1.2V (default) 1 – 0.9V (CSR 0x1B.5:4 CHA_LVDS_CM_ADJUST must be set to 01b) | 0 | RW |
| | 4 | CHB_LVDS_VOCM This field controls the common mode output voltage for LVDS Channel B 0 – 1.2V (default) 1 – 0.9V (CSR 0x1B.1:0 CHB_LVDS_CM_ADJUST must be set to 01b) | 0 | RW |
| | 3:2 | CHA_LVDS_VOD_SWING This field controls the differential output voltage for LVDS Channel A. See the <i>Electrical Characteristics</i> for V _{OD} for each setting: 00, 01 (default), 10, 11 | 01 | RW |
| | 1:0 | CHB_LVDS_VOD_SWING This field controls the differential output voltage for LVDS Channel B. See the <i>Electrical Characteristics</i> for V _{OD} for each setting: 00, 01 (default), 10, 11 | 01 | RW |

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write 1 to Clear; WO = Write Only (reads return undetermined values)

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| | 6 | EVEN_ODD_SWAP 0 - Odd pixels routed to LVDS Channel A and Even pixels routed to LVDS Channel B (default) 1 - Odd pixels routed to LVDS Channel B and Even pixels routed to LVDS Channel A Note: When the SN65DSI85 is in two stream mode (CSR 0x10.6:5 = 10), setting this bit to 1 will cause the video stream from DSI Channel A to be routed to LVDS Channel B and the video stream from DSI Channel B to be routed to LVDS Channel A. | 0 | RW |
| | 5 | CHA_REVERSE_LVDS This bit controls the order of the LVDS pins for Channel A. 0 - Normal LVDS Channel A pin order. LVDS Channel A pin order is the same as listed in the Terminal Assignments Section. (default) 1 - Reversed LVDS Channel A pin order. LVDS Channel A pin order is remapped as follows: • A_Y0P → A_Y3P • A_Y0N → A_Y3N • A_Y1P → A_CLKP • A_Y1N → A_CLKN • A_Y2P → A_Y2P • A_Y2N → A_Y2N • A_CLKP → A_Y1P • A_CLKN → A_Y1P • A_CLKN → A_Y1N • A_Y3P → A_Y0P • A_Y3N → A_Y0N | 0 | RW |
| 0x1A | 4 | CHB_REVERSE_LVDS This bit controls the order of the LVDS pins for Channel B. 0 - Normal LVDS Channel B pin order. LVDS Channel B pin order is the same as listed in the Terminal Assignments Section. (default) 1 - Reversed LVDS Channel B pin order. LVDS Channel B pin order is remapped as follows: • B_Y0P → B_Y3P • B_Y0N → B_Y3N • B_Y1P → B_CLKP • B_Y1N → B_CLKN • B_Y2P → B_Y2P • B_Y2N → B_Y2N • B_CLKP → B_Y1P • B_CLKN → B_Y1N • B_CLKN → B_Y1N • B_CLKN → B_Y1N • B_Y3P → B_Y0P • B_Y3N → B_Y0N | 0 | RW |
| | 1 | CHA_LVDS_TERM This bit controls the near end differential termination for LVDS Channel A. This bit also affects the output voltage for LVDS Channel A. $0-100\Omega$ differential termination $1-200\Omega$ differential termination (default) | 1 | RW |
| | 0 | CHB_LVDS_TERM This bit controls the near end differential termination for LVDS Channel B. This bit also affects the output voltage for LVDS Channel B. $0-100\Omega$ differential termination $1-200\Omega$ differential termination (default) | 1 | RW |



| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| 0.45 | 5:4 | CHA_LVDS_CM_ADJUST This field can be used to adjust the common mode output voltage for LVDS Channel A. 00 – No change to common mode voltage (default) 01 – Adjust common mode voltage down 3% 10 – Adjust common mode voltage up 3% 11 – Adjust common mode voltage up 6% | 00 | RW |
| 0x1B | 1:0 | CHB_LVDS_CM_ADJUST This field can be used to adjust the common mode output voltage for LVDS Channel B. 00 – No change to common mode voltage (default) 01 – Adjust common mode voltage down 3% 10 – Adjust common mode voltage up 3% 11 – Adjust common mode voltage up 6% | 00 | RW |

Notes:

- 1. TEST PATTERN GENERATION PURPOSE ONLY registers are for test pattern generation use only. Others are for normal operation unless the test pattern generation feature is enabled. CHB* registers are used only when the device is configured for two stream mode -both LVDS output channels are enabled(CSR 0x18.4=0) and DSI channel mode configured as two stream(CSR 0x10.6:5 = 0X10b). CH*_SYNC_DELAY_HIGH/LOW registers are not used for test pattern generation. In all other configurations, CHA* registers are used for test pattern generation.
- 2. The CHB* register fields with a note "This field is only applicable when CSR 0x10.6:5 = 10." are used only when the device is configured as two stream mode with CSR 0x18.4='0' and CSR 0x10.6:5 = 10.

Table 11. CSR Bit Field Definitions - Video Registers

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|--|---------|------------|
| 0x20 | 7:0 | CHA_ACTIVE_LINE_LENGTH_LOW When the SN65DSI85 is configured for a single DSI input, this field controls the length in pixels of the active horizontal line. When configured for Dual DSI inputs in Odd/Even mode, this field controls the number of odd pixels in the active horizontal line that are received on DSI Channel A and output to LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). When configured for Dual DSI inputs in Left/Right mode, this field controls the number of left pixels in the active horizontal line that are received on DSI Channel A and output to LVDS Channel A. When configured for Dual DSI inputs in two stream mode, this field controls the number of pixels in the active horizontal line for the video stream received on DSI Channel A and output to LVDS Channel A. The value in this field is the lower 8 bits of the 12-bit value for the horizontal line length. Note: When the SN65DSI85 is configured for dual DSI inputs in Left/Right mode and LEFT_CROP field is programmed to a value other than 0x00, the CHA_ACTIVE_LINE_LENGTH_LOW/HIGH registers must be programmed to the number of active pixels in the Left portion of the line after LEFT_CROP has been applied. | 0 | RW |

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write 1 to Clear; WO = Write Only (reads return undetermined values)



| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|--|---------|------------|
| 0x21 | 3:0 | CHA_ACTIVE_LINE_LENGTH_HIGH When the SN65DSI85 is configured for a single DSI input, this field controls the length in pixels of the active horizontal line. When configured for Dual DSI inputs in Odd/Even mode, this field controls the number of odd pixels in the active horizontal line that are received on DSI Channel A and output to LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). When configured for Dual DSI inputs in Left/Right mode, this field controls the number of left pixels in the active horizontal line that are received on DSI Channel A and output to LVDS Channel A. When configured for Dual DSI inputs in two stream mode, this field controls the number of pixels in the active horizontal line for the video stream received on DSI Channel A and output to LVDS Channel A. The value in this field is the upper 4 bits of the 12-bit value for the horizontal line length. Note: When the SN65DSI85 is configured for dual DSI inputs in Left/Right mode and LEFT_CROP field is programmed to a value other than 0x00, the CHA_ACTIVE_LINE_LENGTH_LOW/HIGH registers must be programmed to the number of active pixels in the Left portion of the line after LEFT_CROP has been applied. | 0 | RW |
| 0x22 | 7:0 | CHB_ACTIVE_LINE_LENGTH_LOW When the SN65DSI85 is configured for a single DSI input, this field is not applicable. When configured for Dual DSI inputs in Odd/Even mode, this field controls the number of even pixels in the active horizontal line that are received on DSI Channel B. When configured for Dual DSI inputs in Left/Right mode, this field controls the number of right pixels in the active horizontal line that are received on DSI Channel B and output to LVDS Channel B. When configured for Dual DSI inputs in two stream mode, this field controls the number of pixels in the active horizontal line for the video stream received on DSI Channel B and output to LVDS Channel B. The value in this field is the lower 8 bits of the 12-bit value for the horizontal line length. Note: When the SN65DSI85 is configured for dual DSI inputs in Left/Right mode and RIGHT_CROP field is programmed to a value other than 0x00, the CHB_ACTIVE_LINE_LENGTH_LOW/HIGH registers must be programmed to the number of active pixels in the Right portion of the line after RIGHT_CROP has been applied. | 0 | RW |
| 0x23 | 3:0 | CHB_ACTIVE_LINE_LENGTH_HIGH When the SN65DSI85 is configured for a single DSI input, this field is not applicable. When configured for Dual DSI inputs in Odd/Even mode, this field controls the number of even pixels in the active horizontal line that are received on DSI Channel B. When configured for Dual DSI inputs in Left/Right mode, this field controls the number of right pixels in the active horizontal line that are received on DSI Channel B and output to LVDS Channel B. When configured for Dual DSI inputs in two stream mode, this field controls the number of pixels in the active horizontal line for the video stream received on DSI Channel B and output to LVDS Channel B. The value in this field is the upper 4 bits of the 12-bit value for the horizontal line length. Note: When the SN65DSI85 is configured for dual DSI inputs in Left/Right mode and RIGHT_CROP field is programmed to a value other than 0x00, the CHB_ACTIVE_LINE_LENGTH_LOW/HIGH registers must be programmed to the number of active pixels in the Right portion of the line after RIGHT_CROP has been applied | 0 | RW |
| 0x24 | 7:0 | CHA_VERTICAL_DISPLAY_SIZE_LOW TEST PATTERN GENERATION PURPOSE ONLY This field controls the vertical display size in lines for LVDS Channel A/B test pattern generation. The value in this field is the lower 8 bits of the 12-bit value for the vertical display size. | 0 | RW |
| 0x25 | 3:0 | CHA_VERTICAL_DISPLAY_SIZE_HIGH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the vertical display size in lines forLVDS Channel A/B test pattern generation. The value in this field is the upper 4 bits of the 12-bit value for the vertical display size | 0 | RW |



| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|--|---------|------------|
| 0x26 | 7:0 | CHB_VERTICAL_DISPLAY_SIZE_LOW TEST PATTERN GENERATION PURPOSE ONLY. This field controls the vertical display size in lines for LVDS Channel B test pattern generation. The value in this field is the lower 8 bits of the 12-bit value for the vertical display size. This field is only applicable when CSR 0x10.6:5 = 10 | 0 | RW |
| 0x27 | 3:0 | CHB_VERTICAL_DISPLAY_SIZE_HIGH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the vertical display size in lines for LVDS Channel B test pattern generation. The value in this field is the upper 4 bits of the 12-bit value for the vertical display size. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x28 | 7:0 | CHA_SYNC_DELAY_LOW This field controls the delay in pixel clocks from when an HSync or VSync is received on the DSI to when it is transmitted on the LVDS interface for Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5) The delay specified by this field is in addition to the pipeline and synchronization delays in the SN65DSI85. The additional delay is approximately 10 pixel clocks. The Sync delay must be programmed to at least 32 pixel clocks to ensure proper operation. The value in this field is the lower 8 bits of the 12-bit value for the Sync delay. | 0 | RW |
| 0x29 | 3:0 | CHA_SYNC_DELAY_HIGH This field controls the delay in pixel clocks from when an HSync or VSync is received on the DSI to when it is transmitted on the LVDS interface for Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5) The delay specified by this field is in addition to the pipeline and synchronization delays in the SN65DSI85. The additional delay is approximately 10 pixel clocks. The Sync delay must be programmed to at least 32 pixel clocks to ensure proper operation. The value in this field is the upper 4 bits of the 12-bit value for the Sync delay. | 0 | RW |
| 0x2A | 7:0 | CHB_SYNC_DELAY_LOW This field controls the delay in pixel clocks from when an HSync or VSync is received on the DSI to when it is transmitted on the LVDS interface for Channel B when the SN65DSI85 is configured as two single stream mode with CSR 0x18.4=0 and CSR 0x10.6:5 = 10. The delay specified by this field is in addition to the pipeline and synchronization delays in the SN65DSI85. The additional delay is approximately 10 pixel clocks. The Sync delay must be programmed to at least 32 pixel clocks to ensure proper operation. The value in this field is the lower 8 bits of the 12-bit value for the Sync delay | 0 | RW |
| 0x2B | 3:0 | CHB_SYNC_DELAY_HIGH This field controls the delay in pixel clocks from when an HSync or VSync is received on the DSI to when it is transmitted on the LVDS interface for Channel B when the SN65DSI85 is configured as two single stream mode with CSR 0x18.4=0 and CSR 0x10.6:5 = 10. The delay specified by this field is in addition to the pipeline and synchronization delays in the SN65DSI85. The additional delay is approximately 10 pixel clocks. The Sync delay must be programmed to at least 32 pixel clocks to ensure proper operation. The value in this field is the upper 4 bits of the 12-bit value for the Sync delay. | 0 | RW |
| 0x2C | 7:0 | CHA_HSYNC_PULSE_WIDTH_LOW This field controls the width in pixel clocks of the HSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). The value in this field is the lower 8 bits of the 10-bit value for the HSync Pulse Width. | 0 | RW |
| 0x2D | 1:0 | CHA_HSYNC_PULSE_WIDTH_HIGH This field controls the width in pixel clocks of the HSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). The value in this field is the upper 2 bits of the 10-bit value for the HSync Pulse Width. | 0 | RW |

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



| ADDRESS | BIT(S) | DESCRIPTION DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| 0x2E | 7:0 | CHB_HSYNC_PULSE_WIDTH_LOW This field controls the width in pixel clocks of the HSync Pulse Width for LVDS Channel B. The value in this field is the lower 8 bits of the 10-bit value for the HSync Pulse Width. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x2F | 1:0 | CHB_HSYNC_PULSE_WIDTH_HIGH This field controls the width in pixel clocks of the HSync Pulse Width for LVDS Channel B. The value in this field is the upper 2 bits of the 10-bit value for the HSync Pulse Width. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x30 | 7:0 | CHA_VSYNC_PULSE_WIDTH_LOW This field controls the length in lines of the VSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). The value in this field is the lower 8 bits of the 10- bit value for the VSync Pulse Width. | 0 | RW |
| 0x31 | 1:0 | CHA_VSYNC_PULSE_WIDTH_HIGH This field controls the length in lines of the VSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). The value in this field is the upper 2 bits of the 10-bit value for the VSync Pulse Width. | 0 | RW |
| 0x32 | 7:0 | CHB_VSYNC_PULSE_WIDTH_LOW This field controls the length in lines of the VSync Pulse Width for LVDS Channel B. The value in this field is the lower 8 bits of the 10-bit value for the VSync Pulse Width. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x33 | 1:0 | CHB_VSYNC_PULSE_WIDTH_HIGH This field controls the length in lines of the VSync Pulse Width for LVDS Channel B. The value in this field is the upper 2 bits of the 10-bit value for the VSync Pulse Width. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x34 | 7:0 | CHA_HORIZONTAL_BACK_PORCH This field controls the time in pixel clocks between the end of the HSync Pulse and the start of the active video data for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0) with DSI_CHANNEL_MODE set to 01 or 00(CSR 0x10.6:5). | 0 | RW |
| 0x35 | 7:0 | CHB_HORIZONTAL_BACK_PORCH This field controls the time in pixel clocks between the end of the HSync Pulse and the start of the active video data for LVDS Channel B. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x36 | 7:0 | CHA_VERTICAL_BACK_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the number of lines between the end of the VSync Pulse and the start of the active video data for Channel A/B. | 0 | RW |
| 0x37 | 7:0 | CHB_VERTICAL_BACK_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the number of lines between the end of the VSync Pulse and the start of the active video data for Channel B. This field is only applicable when CSR 0x10.6:5 = 10 . | 0 | RW |
| 0x38 | 7:0 | CHA_HORIZONTAL_FRONT_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the time in pixel clocks between the end of the active video data and the start of the HSync Pulse for Channel A/B. | 0 | RW |
| 0x39 | 7:0 | CHB_HORIZONTAL_FRONT_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the time in pixel clocks between the end of the active video data and the start of the HSync Pulse for Channel B. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x3A | 7:0 | CHA_VERTICAL_FRONT_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the number of lines between the end of the active video data and the start of the VSync Pulse for Channel A/B. | 0 | RW |



| 455556 | DIT(O) | DECODIFICAL | , | 100500 (1) |
|---------|--------|---|---------|------------|
| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
| 0x3B | 7:0 | CHB_VERTICAL_FRONT_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the number of lines between the end of the active video data and the start of the VSync Pulse for Channel B. This field is only applicable when CSR 0x10.6:5 = 10. | 0 | RW |
| 0x3C | 4 | CHA_TEST_PATTERN TEST PATTERN GENERATION PURPOSE ONLY. When this bit is set, the SN65DSI85 will generate a video test pattern for Channel A based on the values programmed into the Video Registers for Channel A | 0 | RW |
| 0x3C | 0 | CHB_TEST_PATTERN TEST PATTERN GENERATION PURPOSE ONLY. When this bit is set, the SN65DSI85 will generate a video test pattern for Channel B based on the values programmed into the Video Registers for Channel B. This field is only applicable when CSR 0x10.6:5 = 10 | 0 | RW |
| 0x3D | 7:0 | RIGHT_CROP This field controls the number of pixels removed from the beginning of the active video line for DSI Channel B. This field only has meaning if LEFT_RIGHT_PIXELS = 1. This field defaults to 0x00. Note1: When the SN65DSI85 is configured for dual DSI inputs in Left/Right mode and this field is programmed to a value other than 0x00, the CHB_ACTIVE_LINE_LENGTH_LOW/HIGH registers must be programmed to the number of active pixels in the Right portion of the line after RIGHT_CROP has been applied. | 0 | RW |
| 0x3E | 7:0 | LEFT_CROP This field controls the number of pixels removed from the end of the active video line for DSI Channel A. This field only has meaning if LEFT_RIGHT_PIXELS = 1. This field defaults to 0x00. Note1: When the SN65DSI85 is configured for dual DSI inputs in Left/Right mode and this field is programmed to a value other than 0x00, the CHA_ACTIVE_LINE_LENGTH_LOW/HIGH registers must be programmed to the number of active pixels in the Left portion of the line after LEFT_CROP has been applied. | 0 | RW |

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Table 12. CSR Bit Field Definitions - IRQ Registers

| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| 0xE0 | 0 | IRQ_EN When enabled by this field, the IRQ output is driven high to communicate IRQ events. 0 – IRQ output is high-impedance (default) 1 – IRQ output is driven high when a bit is set in registers 0xE5 or 0xE6 that also has the corresponding IRQ_EN bit set to enable the interrupt condition | 0 | RW |
| | 7 | CHA_SYNCH_ERR_EN 0 - CHA_SYNCH_ERR is masked 1 - CHA_SYNCH_ERR is enabled to generate IRQ events | 0 | RW |
| | 6 | CHA_CRC_ERR_EN 0 - CHA_CRC_ERR is masked 1 - CHA_CRC_ERR is enabled to generate IRQ events | 0 | RW |
| | 5 | CHA_UNC_ECC_ERR_EN 0 - CHA_UNC_ECC_ERR is masked 1 - CHA_UNC_ECC_ERR is enabled to generate IRQ events | 0 | RW |
| 0xE1 | 4 | CHA_COR_ECC_ERR_EN 0 - CHA_COR_ECC_ERR is masked 1 - CHA_COR_ECC_ERR is enabled to generate IRQ events | 0 | RW |
| | 3 | CHA_LLP_ERR_EN 0 - CHA_LLP_ERR is masked 1 - CHA_ LLP_ERR is enabled to generate IRQ events | 0 | RW |
| | 2 | CHA_SOT_BIT_ERR_EN 0 - CHA_SOT_BIT_ERR is masked 1 - CHA_SOT_BIT_ERR is enabled to generate IRQ events | 0 | RW |
| | 0 | PLL_UNLOCK_EN 0 - PLL_UNLOCK is masked 1 - PLL_UNLOCK is enabled to generate IRQ events | 0 | RW |
| | 7 | CHB_SYNCH_ERR_EN 0 - CHB_SYNCH_ERR is masked 1 - CHB_SYNCH_ERR is enabled to generate IRQ events | 0 | RW |
| | 6 | CHB_CRC_ERR_EN 0 - CHB_CRC_ERR is masked 1 - CHB_CRC_ERR is enabled to generate IRQ events | 0 | RW |
| 0xE2 | 5 | CHB_UNC_ECC_ERR_EN 0 - CHB_UNC_ECC_ERR is masked 1 - CHB_UNC_ECC_ERR is enabled to generate IRQ events | 0 | RW |
| | 4 | CHB_COR_ECC_ERR_EN 0 - CHB_COR_ECC_ERR is masked 1 - CHB_COR_ECC_ERR is enabled to generate IRQ events | 0 | RW |
| | 3 | CHB_LLP_ERR_EN 0 - CHB_LLP_ERR is masked 1 - CHB_ LLP_ERR is enabled to generate IRQ events | 0 | RW |
| | 2 | CHB_SOT_BIT_ERR_EN 0 - CHB_SOT_BIT_ERR is masked 1 - CHB_SOT_BIT_ERR is enabled to generate IRQ events | 0 | RW |



| ADDRESS | BIT(S) | DESCRIPTION | DEFAULT | ACCESS (1) |
|---------|--------|---|---------|------------|
| 0xE5 | 7 | CHA_SYNCH_ERR When the DSI channel A packet processor detects an HS or VS synchronization error, that is, an unexpected sync packet; this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 6 | CHA_CRC_ERR When the DSI channel A packet processor detects a data stream CRC error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 5 | CHA_UNC_ECC_ERR When the DSI channel A packet processor detects an uncorrectable ECC error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 4 | CHA_COR_ECC_ERR When the DSI channel A packet processor detects a correctable ECC error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 3 | CHA_LLP_ERR When the DSI channel A packet processor detects a low level protocol error, this bit is set; this bit is cleared by writing a 1 value. Low level protocol errors include SoT and EoT sync errors, Escape Mode entry command errors, LP transmission sync errors, and false control errors. Lane merge errors are reported by this status condition. | 0 | RW1C |
| | 2 | CHA_SOT_BIT_ERR When the DSI channel A packet processor detects an SoT leader sequence bit error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 0 | PLL_UNLOCK This bit is set whenever the PLL Lock status transitions from LOCK to UNLOCK. | 1 | RW1C |
| 0xE6 | 7 | CHB_SYNCH_ERR When the DSI channel B packet processor detects an HS or VS synchronization error, that is, an unexpected sync packet; this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 6 | CHB_CRC_ERR When the DSI channel B packet processor detects a data stream CRC error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 5 | CHB_UNC_ECC_ERR When the DSI channel B packet processor detects an uncorrectable ECC error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 4 | CHB_COR_ECC_ERR When the DSI channel B packet processor detects a correctable ECC error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |
| | 3 | CHB_LLP_ERR When the DSI channel B packet processor detects a low level protocol error, this bit is set; this bit is cleared by writing a 1 value. Low level protocol errors include SoT and EoT sync errors, Escape Mode entry command errors, LP transmission sync errors, and false control errors. Lane merge errors are reported by this status condition. | 0 | RW1C |
| | 2 | CHB_SOT_BIT_ERR When the DSI channel B packet processor detects an SoT leader sequence bit error, this bit is set; this bit is cleared by writing a 1 value. | 0 | RW1C |

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Video STOP and Restart sequence

When the system requires to stop outputting video to the display, it is recommended to use the following sequence for the SN65DSI85:

- 1. Clear the PLL_EN bit to 0 (CSR 0x0D.0)
- 2. Stop video streaming on DSI inputs
- 3. Drive all DSI input lanes including DSI CLK lane to LP11.

When the system is ready to restart the video streaming.

- 1. Start video streaming on DSI inputs.
- 2. Set the PLL_EN bit to 1 (CSR 0x0D.0).
- 3. Wait for a minimum of 3 ms.
- 4. Set the SOFT_RESET bit (0x09.0).

9.1.2 Reverse LVDS Pin Order Option

For ease of PCB routing, the SN65DSI85 supports swapping/reversing the channel or pin order via configuration register programming. The order of the LVDS pin for LVDS Channel A or Channel B can be reversed by setting the address 0x1A bit 5 CHA_REVERSE_LVDS or bit 4 CHB_REVERSE_LVDS. The LVDS Channel A and Channel B can be swapped by setting the 0x1A.6 EVEN_ODD_SWAP bit. See the corresponding register bit definition for details.

9.1.3 IRQ Usage

The SN65DSI85 provides an IRQ pin that can be used to indicate when certain errors occur on DSI. The IRQ output is enabled through the IRQ_EN bit (CSR 0xE0.0). Individual error conditions for DSI Channel A are enabled through the Channel A Error Enable bits (CSR 0xE1.7:2). Individual error conditions for DSI Channel B are enabled through the Channel B Error Enable bits (CSR 0xE2.7:2). The IRQ pin will be asserted when an error occurs on DSI, the corresponding error enable bit is set, and the IRQ_EN bit is set. An error is cleared by writing a 1 to the corresponding error status bit.

NOTE

If the SOFT_RESET bit is set while the DSI video stream is active, some of the error status bits may be set.

If the DSI video stream is stopped, some of the error status bits may be set. These error status bits should be cleared before restarting the video stream.

If the DSI video stream starts before the device is configured, some of the error status bits may be set. It is recommended to start streaming after the device is correctly configured as recommended in the initialization sequence in the *Recommended Initialization Sequence* section.

Product Folder Links: SN65DSI85

Submit Documentation Feedback



9.2 Typical Applications

9.2.1 Typical WUXGA 18-bpp Application

Figure 19 illustrates a typical application using the SN65DSI85 configured for a single channel DSI receiver to interface a single-channel DSI application processor to an LVDS Dual-Link 18 bit-per-pixel panel supporting 1920 x 1200 WUXGA resolutions at 60 frames per second.




Figure 19. Typical WUXGA 18-bpp Panel Application

9.2.1.1 Design Requirements

Table 13 lists the design parameters for SN65DSI85.

Table 13. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE | | | | | |
|---------------------------------|---------------|--|--|--|--|--|
| V _{CC} | 1.8 V (±5%) | | | | | |
| CLOCK | DSIA_CLK | | | | | |
| REFCKL Frequency | N/A | | | | | |
| DSIA Clock Frequency | 490 MHz | | | | | |
| PANEL INFORMATION | | | | | | |
| LVDS Output Clock Frequency | 81 MHz | | | | | |
| Resolution | 1920 × 1200 | | | | | |
| Horizontal Active (pixels) | 960 | | | | | |
| Horizontal Blanking (pixels) | 144 | | | | | |
| Vertical Active (Lines) | 1200 | | | | | |
| Vertical Blanking (lines) | 20 | | | | | |
| Horizontal Sync Offset (pixels) | 50 | | | | | |

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Typical Applications (continued)

Table 13. Design Parameters (continued)

| DESIGN PARAMETER | EXAMPLE VALUE | | | | | | |
|---|-----------------------------------|--|--|--|--|--|--|
| Horizontal Sync Pulse Width (pixels) | 50 | | | | | | |
| Vertical Sync Offset (lines) | 1 | | | | | | |
| Vertical Sync Pulse Width (lines) | 5 | | | | | | |
| Horizontal Sync Pulse Polarity | Negative | | | | | | |
| Vertical Sync Pulse Polarity | Negative | | | | | | |
| Color Bit Depth (6 bpc or 8 bpc) | 6-bit | | | | | | |
| Number of LVDS Lanes | 2 x [3 Data lanes + 1 Clock lane] | | | | | | |
| DSI INFORMATION | | | | | | | |
| Number of DSI Lanes | 1 x [4 Data Lanes + 1 Clock Lane] | | | | | | |
| DSI Input Clock Frequency | 490 MHz | | | | | | |
| Dual DSI Configuration (Odd/Even or Left/Right) | N/A | | | | | | |

9.2.1.2 Detailed Design Procedure

The video resolution parameters required by the panel need to be programmed into the SN65DSI84. For this example, the parameters programmed would be the following:

Horizontal active = 1920 or 0x780

CHA_ACTIVE_LINE_LENGTH_LOW = 0X80

CHA_ACTIVE_LINE_LENGTH_HIGH = 0x07

Horizontal pulse Width = 50 or 0x32

CHA HSYNC PULSE WIDTH LOW = 0x32

CHA_HSYNC_PULSE_WIDTH_HIGH= 0x00

Horizontal back porch = Horizontal blanking - (Horizontal sync offset + Horizontal sync pulse width)

Horizontal back porch = 144-(50 + 50)

Horizontal back porch = 44 or 0x2C

CHA_HORIZONTAL_BACK_PORCH = 0x2C

Vertical pulse width = 5

CHA_VSYNC_PULSE_WIDTH_LOW = 0x05

CHA_VSYNC_PULSE_WIDTH_HIGH= 0x00

The pattern generation feature can be enabled by setting the CHA_TEST_PATTERN bit at address 0x3C and configuring the following TEST PATTERN GENERATION PURPOSE ONLY registers.

Vertical active = 1200 or 0x4B0

CHA VERTICAL DISPLAY SIZE LOW = 0xB0

CHA_VERTICAL_DISPLAY_SIZE_HIGH = 0x04

Vertical back porch = Vertical blanking - (Vertical sync offset +Vertical sync pulse width)

Vertical back porch = 20 - (1 + 5)

Vertical back porch = 14 or 0x0E

CHA_VERTICAL_BACK_PORCH = 0x0E

Horizontal front porch = Horizontal sync offset

Horizontal front porch = 50 or 0x32

CHA_HORIZONTAL_FRONT_PORCH = 0x32

Submit Documentation Feedback



Vertical front porch = Vertical sync offset Vertical front porch =1 CHA VERTICAL FRONT PORCH = 0x01

In this example, the clock source for the SN65DSI84 is the DSI clock. When the MIPI D-PHY clock is used as the LVDS clock source, it is divided by the factor in DSI_CLK_DIVIDER (CSR 0x0B.7:3) to generate the FlatLink LVDS output clock. Additionally, LVDS_CLK_RANGE (CSR 0x0A.3:1) and CH_DSI_CLK_RANGE(CSR 0x12) must be set to the frequency range of the FlatLink LVDS output clock and DSI Channel A input clock respectively for the internal PLL to operate correctly. After these settings are programmed, PLL_EN (CSR 0x0D.0) should be set to enable the internal PLL.

```
LVDS_CLK)RANGE = 010b - 62.5 MHz ≤ LVDS_CLK < 87.5 MHz
HS_CLK_SRC = 1 - LVDS pixel clock derived from MIPI D-PHY channel A HS continuous clock
DSI_CLK_DIVIDER = 00101b - Divide by 6
CHA_DSI_LANES = 00 - Four lanes are enabled
CHA_DSI_CLK_RANGE = 0x62 - 490 MHz ≤ frequency < 495 MHz
```

9.2.1.2.1 Example Script

```
<aardvark>
 <configure i2c="1" spi="1" gpio="0" tpower="1" pullups="1" />
 <i2c_bitrate khz="100" />
=====SOFTRESET======
 <i2c_write addr="0x2D" count="1" radix="16">09 01</i2c_write>
 <sleep ms="10" />
=====ADDR OD====== ====PLL_EN(bit 0) - Enable LAST after addr 0A and 0B configured=====
 <i2c_write addr="0x2D" count="1" radix="16">0D 00</i2c_write>
 <sleep ms="10" />
=====ADDR 0A====== =====HS CLK SRC bit0=== =====LVDS CLK Range bit 3:1=====
 <i2c_write addr="0x2D" count="1" radix="16">0A 05</i2c_write>
 <sleep ms="10" />
=====ADDR 0B====== ====DSI_CLK_DIVIDER bit7:3==== ====RefCLK multiplier(bit1:0)===== =====00 -
LVDSclk=source clk, 01 - x2, 10 -x3, 11 - x4=====
 <i2c_write addr="0x2D" count="1" radix="16">0B 28</i2c_write>
 <sleep ms="10" />
=====ADDR 10====== ====DSI Ch Confg Left_Right Pixels(bit7 -
0 for A ODD, B EVEN, 1 for the other config) ===== ====DSI Ch Mode(bit6:5) 00 - Dual, 01 -
 single, 10 - two single ====== =====CHA_DSI_Lanes(bit4:3), CHB_DSI_Lanes(bit2:1), 00 - 4, 01 -
 3, 10 - 2, 11 - 1 ======SOT_ERR_TOL_DIS(bit0)=======
 <i2c_write addr="0x2D" count="1" radix="16">10 26</i2c_write>
 <sleep ms="10" />
=====ADDR 12=====
 <i2c_write addr="0x2D" count="1" radix="16">12 62</i2c_write>
 <sleep ms="10" />
=====ADDR 18====== =====bit7: DE_Pol, bit6:HS_Pol, bit5:VS_Pol, bit4: LVDS Link Cfg, bit3:CHA
24bpp, bit2: CHB 24bpp, bit1: CHA 24bpp fmt1, bit0: CHB 24bpp fmt1======
 <i2c_write addr="0x2D" count="1" radix="16">18 63</i2c_write>
 <sleep ms="10" />
=====ADDR 19=====
 <i2c_write addr="0x2D" count="1" radix="16">19 00</i2c_write>
 <sleep ms="10" />
=====ADDR 1A=====
 <i2c_write addr="0x2D" count="1" radix="16">1A 03</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">20 80</i2c_write>
 <sleep ms="10" />
=====ADDR 21====== ====CHA_LINE_LENGTH_HIGH=======
 <i2c_write addr="0x2D" count="1" radix="16">21 07</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">22 00</i2c_write>
 <sleep ms="10" />
=====ADDR 23====== ====CHB_LINE_LENGTH_HIGH======
 <i2c_write addr="0x2D" count="1" radix="16">23 00</i2c_write>
 <sleep ms="10" />
=====ADDR 24===== ====CHA_VERTICAL_DISPLAY_SIZE_LOW=======
```

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



```
<i2c_write addr="0x2D" count="1" radix="16">24 00</i2c_write>
 <sleep ms="10" />
=====ADDR 25====== ====CHA_VERTICAL_DISPLAY_SIZE_HIGH=======
 <i2c_write addr="0x2D" count="1" radix="16">25 00</i2c_write>
 <sleep ms="10" />
=====ADDR 26===== ====CHB_VERTICAL_DISPLAY_SIZE_LOW======
 <i2c_write addr="0x2D" count="1" radix="16">26 00</i2c_write>
 <sleep ms="10" />
=====ADDR 27====== ====CHB_VERTICAL_DISPLAY_SIZE_HIGH=======
 <i2c_write addr="0x2D" count="1" radix="16">27 00</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">28 20</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">29 00</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">2A 00</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">2B 00</i2c_write>
 <sleep ms="10" />
=====ADDR 2C====== ====CHA_HSYNC_PULSE_WIDTH_LOW=======
 <i2c_write addr="0x2D" count="1" radix="16">2C 32</i2c_write>
 <sleep ms="10" />
=====ADDR 2D====== ====CHA_HSYNC_PULSE_WIDTH_HIGH======
 <i2c_write addr="0x2D" count="1" radix="16">2D 00</i2c_write>
 <sleep ms="10" />
=====ADDR 2E====== ====CHB_HSYNC_PULSE_WIDTH_LOW=======
 <i2c_write addr="0x2D" count="1" radix="16">2E 00</i2c_write>
 <sleep ms="10" />
=====ADDR 2F====== ====CHB_HSYNC_PULSE_WIDTH_HIGH=======
 <i2c_write addr="0x2D" count="1" radix="16">2F 00</i2c_write>
 <sleep ms="10" />
=====ADDR 30====== ====CHA_VSYNC_PULSE_WIDTH_LOW=======
 <i2c_write addr="0x2D" count="1" radix="16">30 05</i2c_write>
 <sleep ms="10" />
=====ADDR 31====== ====CHA VSYNC PULSE WIDTH HIGH======
 <i2c_write addr="0x2D" count="1" radix="16">31 00</i2c_write>
 <sleep ms="10" />
=====ADDR 32====== ====CHB_VSYNC_PULSE_WIDTH_LOW=======
 <i2c_write addr="0x2D" count="1" radix="16">32 00</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">33 00</i2c_write>
 <sleep ms="10" />
=====ADDR 34====== ====CHA_HOR_BACK_PORCH======
 <i2c_write addr="0x2D" count="1" radix="16">34 2C</i2c_write>
 <sleep ms="10" />
=====ADDR 35====== ====CHB HOR BACK PORCH=======
 <i2c_write addr="0x2D" count="1" radix="16">35 00</i2c_write>
 <sleep ms="10" />
=====ADDR 36====== ====CHA_VER_BACK_PORCH======
 <i2c_write addr="0x2D" count="1" radix="16">36 00</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">37 00</i2c_write>
 <sleep ms="10" />
<i2c_write addr="0x2D" count="1" radix="16">38 00</i2c_write>
 <sleep ms="10" />
=====ADDR 39====== ====CHB_HOR_FRONT_PORCH======
 <i2c_write addr="0x2D" count="1" radix="16">39 00</i2c_write>
 <sleep ms="10" />
=====ADDR 3A====== ====CHA VER FRONT PORCH=======
 <i2c_write addr="0x2D" count="1" radix="16">3A 00</i2c_write>
 <sleep ms="10" />
=====ADDR 3B====== ====CHB_VER_FRONT_PORCH======
 <i2c_write addr="0x2D" count="1" radix="16">3B 00</i2c_write>
 <sleep ms="10" />
=====ADDR 3C====== ====CHA/CHB TEST PATTERN(bit4 CHA, bit0 CHB)=======
 <i2c_write addr="0x2D" count="1" radix="16">3C 00</i2c_write>
```



9.2.1.3 Application Curve

SN65DSI85: SINGLE Channel DSI to DUAL Channel LVDS, 1440 x 1200




Figure 20. Supply Current vs Temperature

42 Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



9.2.2 Typical WQXGA 24-bpp Application

Figure 21 illustrates a typical application using the SN65DSI85 configured for a dual-channel DSI receiver to interface a dual-channel DSI application processor to an LVDS Dual-Link 24 bit-per-pixel panel supporting 2560x1600 WQXGA resolutions at 60 frames per second.




Figure 21. Typical WQXGA 24-bpp Panel Application

9.2.2.1 Design Requirements

Table 14 lists the design parameters for SN65DSI85.

Table 14. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE | | | | | |
|----------------------------------|-----------------------------------|--|--|--|--|--|
| V _{cc} | 1.8 V (±5%) | | | | | |
| PANEL INFORMATION | | | | | | |
| LVDS Output Clock Frequency | 154 MHz | | | | | |
| Resolution | 2560 x 1600 | | | | | |
| Color Bit Depth (6 bpc or 8 bpc) | 8-bit | | | | | |
| Number of LVDS Lanes | 2 x [4 Data lanes + 1 Clock lane] | | | | | |
| DSI INFORMATION | | | | | | |
| Number of DSI Lanes | 2 x [4 Data Lanes + 1 Clock Lane] | | | | | |
| DSI Input Clock Frequency | 500 MHz | | | | | |



10 Power Supply Recommendations

10.1 V_{cc} Power Supply

Each VCC power supply pin must have a 100-nF capacitor to ground connected as close as possible to the SN65DSI85 device. It is recommended to have one bulk capacitor (1 μ F to 10 μ F) on it. It is also recommended to have the pins connected to a solid power plane.

10.2 VCORE Power Supply

This pin must have a 100-nF capacitor to ground connected as close as possible to the SN65DSI85 device. It is recommended to have one bulk capacitor (1 μ F to 10 μ F) on it. It is also recommended to have the pins connected to a solid power plane.

11 Layout

11.1 Layout Guidelines

11.1.1 Package Specific

For the ZQE package, to minimize the power supply noise floor, provide good decoupling near the SN65DSI85 device power pins. The use of four ceramic capacitors ($2 \times 0.1~\mu F$ and $2 \times 0.01~\mu F$) provides good performance. At the least, TI recommends to install one $0.1-\mu F$ and one $0.01-\mu F$ capacitor near the SN65DSI85 device. To avoid large current loops and trace inductance, the trace length between decoupling capacitor and device power inputs pins must be minimized. Placing the capacitor underneath the SN65DSI85 device on the bottom of the PCB is often a good choice.

11.1.2 Differential pairs

- Differential pairs must be routed with controlled 100-Ω differential impedance (±20%) or 50-Ω single-ended impedance (±15%).
- Keep away from other high speed signals.
- Keep lengths to within 5 mils of each other.
- Length matching must be near the location of mismatch.
- Each pair must be separated at least by 3 times the signal trace width.
- The use of bends in differential traces must be kept to a minimum. When bends are used, the number of left and right bends must be as equal as possible and the angle of the bend must be ≥ 135 degrees. This arrangement minimizes any length mismatch caused by the bends and therefore minimizes the impact that bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of vias must be kept to a minimum. It is recommended to keep the via count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points will cause impedance discontinuity and will therefore negatively impact signal performance. If test points are used, they must be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

11.1.3 Ground


TI recommends that only one board ground plane be used in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the SN65DSI85 must be connected to this plane with vias.

Green traces on this side are LVDS ChA signals.



11.2 Layout Example

Purple traces on this side are LVDS ChB signals.



Green traces on this side are LVDS ChB signals.

Green - Top Layer, Purple - Layer 3, Blue - Bottom Layer

Figure 22. SN65DSI85 Layout Example



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

FlatLink, E2E are trademarks of Texas Instruments. MIPI is a registered trademark of Arasan Chip Systems, Inc. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

29-Mar-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|----------------------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| SN65DSI85ZQER | ACTIVE | BGA MICROSTAR JUNIOR | ZQE | 64 | 2500 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | DSI85 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

29-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65DSI85:

• Automotive: SN65DSI85-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Dec-2014

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|----------------------------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN65DSI85ZQER | BGA MI CROSTA R JUNI OR | ZQE | 64 | 2500 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q1 |

www.ti.com 19-Dec-2014




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| SN65DSI85ZQER | BGA MICROSTAR JUNIOR | ZQE | 64 | 2500 | 336.6 | 336.6 | 31.8 |

ZQE (S-PBGA-N64)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225
- D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.