

EMC-OPTIMIZED CAN TRANSCEIVER

Check for Samples: SN65HVD1050-Q1

FEATURES

- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- Improved Drop-In Replacement for TJA1050
- Meets or Exceeds the Requirements of ISO 11898-2
- GIFT/ICT Compliant
- ESD Protection up to ±8 kV (Human-Body Model) on Bus Pins
- High Electromagnetic Immunity (EMI)
- Low Electromagnetic Emissions (EME)
- Bus-Fault Protection of –27 V to 40 V
- Dominant Time-Out Function
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
 - High Input Impedance With Low V_{CC}
 - Monotonic Outputs During Power Cycling

APPLICATIONS

- GMW3122 Dual-Wire CAN Physical Layer
- SAE J2284 High-Speed CAN for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- Industrial Automation
 - DeviceNet[™] Data Buses (Vendor ID #806)


DESCRIPTION

The SN65HVD1050 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps)⁽¹⁾.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

FUNCTION BLOCK DIAGRAM



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

Designed for operation is especially harsh environments, the SN65HVD1050 features cross-wire, over-voltage, and loss of ground protection from –27 V to 40 V, over-temperature protection, a –12-V to 12-V common-mode range, and withstands voltage transients from –200 V to 200 V according to ISO 7637.

Pin 8 provides for two different modes of operation: high-speed or silent mode. The high-speed mode of operation is selected by connecting S (pin 8) to ground.

If a high logic level is applied to the S pin of the SN65HVD1050, the device enters a listen-only silent mode during which the driver is switched off while the receiver remains fully functional.

In silent mode, all bus activity is passed by the receiver output to the local protocol controller. When data transmission is required, the local protocol controller reverses this low-current silent mode by placing a logic low on the S pin to resume full operation.

A dominant time-out circuit in the SN65HVD1050 prevents the driver from blocking network communication with a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

V_{ref} (pin 5) is available as a V_{CC}/2 voltage reference.

The SN65HVD1050 is characterized for operation from -40°C to 125°C.

ORDERING INFORMATION(1)

PART NUMBER	PACKAGE ⁽²⁾	MARKED AS	ORDERING NUMBER
SN65HVD1050-Q1	SOIC-8	H1050Q	SN65HVD1050QDRQ1 (reel)

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Application Hint: CAN Nodes Using Common-Mode Chokes

The SN65HVD1050 has been EMC optimized to allow use in CAN systems without a common-mode choke. However, sometimes the CAN network and termination architecture may require their use. If a common-mode choke is used in a CAN node where bus-line shorts to dc voltages may be possible, care should be taken in the choice of common-mode choke (winding type, core type, and value) along with the termination and protection scheme of the node and bus. During CAN bus shorts to dc voltages the inductance of the common-mode choke may cause inductive flyback transients. Some combinations of common-mode chokes, bus termination, and shorting voltages take the bus voltages outside the absolute maximum ratings of the device, possibly leading to damage.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		UNIT
V_{CC}	Supply voltage range (2)	–0.3 V to 6 V
	Voltage range at any bus terminal (CANH, CANL, V _{ref})	–27 V to 40 V
Io	Receiver output current	20 mA
V_{I}	Voltage input range, ac transient pulse (3) (CANH, CANL)	–200 V to 200 V
V_{I}	Voltage input range (TXD, S)	–0.3 V to 6 V
T_J	Junction temperature range	-40°C to 170°C
T_A	Operating free-air temperature range	-40°C to 125°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

ELECTROSTATIC DISCHARGE PROTECTION

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		
	Human-Body Model (2)	Bus terminals and GND	±8 kV	
Floatroototic discharge (1)	numan-body woder 7	All pins	±4 kV	
Electrostatic discharge (1)	Charged-Device Model (3)	All pins	±1.5 kV	
	Machine Model		±200 V	

⁽¹⁾ All typical values at 25°C.

- (2) Tested in accordance JEDEC Standard 22, Test Method A114-A.
- (3) Tested in accordance JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.75	5.25	V
V _I or V _{IC}	Voltage at any bus terminal (separately or common mode)		-12	12	V
V _{IH}	High-level input voltage	TXD, S	2	5.25	V
V _{IL}	Low-level input voltage	TXD, S	0	0.8	V
V_{ID}	Differential input voltage		-6	6	V
	High level colours compart	Driver	-70		A
IOH	High-level output current	Receiver	-2		mA
	Laurian autorit arment	Driver		70	A
IOL	Low-level output current	Receiver		2	mA
TJ	Junction temperature	See Thermal Characteristics table		150	°C

SUPPLY CURRENT

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAM	IETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Silent mode	S at V _{CC} , V _I = V _{CC}		6	10	
I _{CC}	5-V supply current	Dominant	$V_I = 0 \text{ V}$, 60- Ω load, S at 0 V		50	70	mA
		Recessive	V _I = V _{CC} , No load, S at 0 V		6	10	

⁽³⁾ Tested in accordance with ISO 7637-1, test pulses 1, 2, 3a, 3b, 5, 6, and 7. ISO 7637-1 transient tests are ac only; if dc may be coupled in with ac transients, externally protect the bus pins within the absolute maximum voltage range at any bus terminal (–27 V to 40 V). If common-mode chokes are used in the system and the bus lines may be shorted to dc, ensure that the choke type and value in combination with the node termination and shorting voltage either will not create inductive flyback outside of voltage maximum specification or use an external transient-suppression circuit to protect the transceiver from the inductive transients



DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

0.0	micriaca eporamig contamento meraamig eporamig neo-				
	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{d(LOOP1)}	Total loop delay, driver input to receiver output, recessive to dominant	S at 0 V, See Figure 9	90	230	ns
t _{d(LOOP2)}	Total loop delay, driver input to receiver output, dominant to recessive	S at 0 V, See Figure 9	90	230	ns

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
M	Due cutaut valtage (deminent)	CANH	$V_1 = 0 \text{ V}$, S at 0 V, $R_1 = 60 \Omega$, See Figure 1	2.9	3.4	4.5	V
$V_{O(D)}$	Bus output voltage (dominant)	CANL	and Figure 2	0.8		1.5	V
V _{O(R)}	Bus output voltage (recessive)		V_I = 3 V, S at 0 V, R_L = 60 Ω , See Figure 1 and Figure 2	2	2.3	3	V
V	/ _{OD(D)} Differential output voltage (dominant)		V_I = 0 V, R_L = 60 Ω , S at 0 V, See Figure 1, Figure 2, and Figure 3	1.5		3	٧
VOD(D)			V_I = 0 V, R_L = 45 Ω , S at 0 V, See Figure 1, Figure 2, and Figure 3	1.4		3	V
M	Differential output valtege (rece	ooi; (o)	V _I = 3 V, S at 0 V, See Figure 1 and Figure 2	-0.012		0.012	V
$V_{OD(R)}$	Differential output voltage (rece	ssive)	V _I = 3 V, S at 0 V, No Load	-0.5		0.05	V
$V_{OC(ss)}$	Steady state common-mode ou voltage	tput	S at 0 V. Figure 8		2.3	3	٧
$\Delta V_{OC(ss)}$	Change in steady-state commo output voltage	n-mode			30		mV
I _{IH}	High-level input current, TXD in	put	V _I at V _{CC}	-2		2	
I _{IL}	Low-level input current, TXD inp	out	V _I at 0 V	-50		-10	μΑ
I _{O(off)}	Power-off TXD output current		V _{CC} at 0 V, TXD at 5 V			1	
			V _{CANH} = -12 V, CANL open, See Figure 11	-105	-72		
	Chart aircuit ataadu atata autau		V _{CANH} = 12 V, CANL open, See Figure 11		0.36	1	A
I _{OS(ss)} Short-circuit steady-state output current		V _{CANL} = -12 V, CANH open, See Figure 11	-1	-0.5		mA	
			V _{CANL} = 12 V, CANH open, See Figure 11		71	105	
Co	Output capacitance		See receiver input capacitance				

⁽¹⁾ All typical values are at 25°C with a 5-V supply.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	S at 0 V, See Figure 4	25	65	120	ns
t _{PHL}	Propagation delay time, high-to-low level output	S at 0 V, See Figure 4	25	45	120	ns
t _r	Differential output signal rise time	S at 0 V, See Figure 4		25		ns
t _f	Differential output signal fall time	S at 0 V, See Figure 4		50		ns
t _{en}	Enable time from silent mode to dominant	See Figure 7			1	μS
t _(dom)	Dominant time out	↓V _I , See Figure 10	300	450	700	μS



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	S at 0 V, See Table 3		800	900	mV
V_{IT-}	Negative-going input threshold voltage	S at 0 V, See Table 3	500	650		mV
V_{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})		100	125		mV
V_{OH}	High-level output voltage	I _O = −2 mA, See Figure 6	4	4.6		V
V_{OL}	Low-level output voltage	I _O = 2 mA, See Figure 6		0.2	0.4	V
I _{I(off)}	Power-off bus input current	CANH or CANL = 5 V, Other pin at 0 V, V _{CC} at 0 V, TXD at 0 V		165	250	μА
I _{O(off)}	Power-off RXD leakage current	V _{CC} at 0 V, RXD at 5 V			20	μΑ
Cı	Input capacitance to ground (CANH or CANL)	TXD at 3 V, V _I = 0.4 sin (4E6πt) + 2.5 V		13		pF
C_{ID}	Differential input capacitance	TXD at 3 V, $V_I = 0.4 \sin (4E6\pi t)$		5		pF
R_{ID}	Differential input resistance	TXD at 3 V, S at 0 V	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	TXD at 3 V, S at 0 V	15	30	40	kΩ
R _{I(m)}	Input resistance matching [1 – (R _{IN (CANH)} / R _{IN (CANL)})] × 100%	$V_{(CANH)} = V_{(CANL)}$	-3	0	3	%

⁽¹⁾ All typical values are at 25°C with a 5-V supply.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		60	100	130	ns
t _{PHL}	Propagation delay time, high-to-low-level output	S at 0 V at V San Figure 6	45	70	130	ns
t _r	Output signal rise time	S at 0 V or V _{CC} , See Figure 6		8		ns
t _f	Output signal rise time Output signal fall time			8		ns

S PIN CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
I_{IH}	High level input current	S at 2 V			20	40	70	μΑ
$I_{\rm IL}$	Low level input current	S at 0.8 V			5	20	30	μΑ

VREF PIN CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Reference output voltage	–50 μA < I _O < 50 μA	0.4 V _{CC}	0.5 V _{CC}	$0.6 V_{CC}$	V



THERMAL CHARACTERISTICS

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Junction-to-air thermal resistance	Low-K thermal resistance (1)		211		°C/W
θ_{JA}	Junction-to-air thermal resistance	High-K thermal resistance		131		C/VV
θ_{JB}	Junction-to-board thermal resistance			53		°C/W
θ_{JC}	Junction-to-case thermal resistance			79		°C/W
В	Average power dissipation	$V_{\rm CC}$ = 5 V, T _J = 27°C, R _L = 60 Ω , S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL at RXD = 15 pF	112			\/
P _D		$V_{\rm CC}$ = 5.5 V, $T_{\rm J}$ = 130°C, $R_{\rm L}$ = 45 Ω , S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL at RXD = 15 pF			170	mW
	Thermal shutdown temperature			190		°C

⁽¹⁾ Tested in accordance with the low-K or high-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages.

FUNCTION TABLES

Table 1. DRIVER⁽¹⁾

INP	UTS	OUTP	BUS STATE	
TXD	S	CANH	CANL	BUS STATE
L	L or Open	Н	L	Dominant
Н	X	Z	Z	Recessive
Open	X	Z	Z	Recessive
Х	Н	Z	Z	Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance

Table 2. RECEIVER⁽¹⁾

DIFFERENTIAL INPUTS V _{ID} = V(CANH) - V(CANL)	OUTPUT RXD	BUS STATE
V _{ID} ≥ 0.9 V	L	Dominant
0.5 V < V _{ID} < 0.9 V	?	?
V _{ID} ≤ 0.5 V	Н	Recessive
Open	Н	Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current, and Test Definition

Figure 2. Bus Logic State Voltage Definitions




Figure 3. Driver V_{OD} Test Circuit




Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions



PARAMETER MEASUREMENT INFORMATION (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $t_G \leq$ 50 Ω .
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Table 3. Differential Input Voltage Threshold Test


	INPUT					
V _{CANH}	V _{CANL}	V _{ID}		R		
–11.1 V	–12 V	900 mV	L			
12 V	11.1 V	900 mV	L	.,		
−6 V	-12 V	6 V	L	V _{OL}		
12 V	6 V	6 V	L			
–11.5 V	-12 V	500 mV	Н			
12 V	11.5 V	500 mV	Н			
-12 V	-6 V	6 V	Н	V _{OH}		
6 V	12 V	6 V	Н	1		
Open	Open	Х	Н	1		



- A. $C_L = 100 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_1 input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.


Figure 7. ten Test Circuit and Waveforms






NOTE: All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 8. Common-Mode Output Voltage Test and Waveforms



- A. C_L = 100 pF and includes instrumentation and fixture capacitance within ±20%.
- B. All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. t_(LOOP) Test Circuit and Waveforms



- A. All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.
- B. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Dominant Time-Out Test Circuit and Waveforms







Figure 11. Driver Short-Circuit Current Test and Waveforms



Equivalent Input and Output Schematic Diagrams





PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN65HVD1050QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	H1050Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1050-Q1:

Catalog: SN65HVD1050





11-Apr-2013

● Enhanced Product: SN65HVD1050-EP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1050QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1050QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1050QDRQ1	SOIC	D	8	2500	367.0	367.0	38.0
SN65HVD1050QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity