

SN65LVEL11

SLLS927-DECEMBER 2008

3.3 V ECL 1:2 Fanout Buffer

FEATURES

- 1:2 ECL Fanout Buffer
- Operating Range
 - PECL V_{CC} = 3.0 V to 3.8 V With V_{EE} = 0 V
 - NECL: $V_{CC} = 0$ V with $V_{EE} = -3.0$ to -3.8V
- 5 ps Skew Between Outputs
- Support for Clock Frequencies > 2.0 GHz
- 265 ps Typical Propagation Delay
- Deterministic Output Value for Open Input Conditions or When Inputs = V_{EE}
- Built-in Temperature Compensation
- Drop in Compatible to MC10LVEL11, MC100LVEL11
- Built-In Input Pull Down Resistors

APPLICATIONS

- Data and Clock Transmission Over Backplane
- Signaling Level Conversion

DESCRIPTION

The SN65LVEL11 is a fully differential 1:2 ECL fanout buffer. The device includes circuitry to maintain a known logic level when inputs are in open condition. The SN65LVEL11 is functionally equivalent to SN65EL11 with improved performance. The SN65LVEL11 is housed in an industry standard SOIC-8 package and is also available in the TSSOP-8 package option.

PINOUT ASSIGNMENT




Table 1. Pin Description

PIN	FUNCTION
D, D	PECL/ECL data inputs
$Q_0, \overline{Q}_0, Q_1, \overline{Q}_1$	PECL/ECL outputs
V _{CC}	Positive supply
V _{EE}	Negative supply

ORDERING INFORMATION⁽¹⁾

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH
SN65LVEL11D	SN65LVEL11	SOIC	NiPdAu
SN65LVEL11DGK	SN65LVEL11	SOIC-TSSOP	NiPdAu

(1) Leaded device options not initially available. Contact TI sales representative for further details.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS927-DECEMBER 2008

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

PARAMETER	CONDITION	VALUE	UNIT
Absolute PECL mode supply voltage, V_{CC}	V _{EE} = 0 V	6	V
Absolute NECL mode power supply, V_{EE}	$V_{CC} = 0 V$	-6	V
PECL mode input voltage	6	V	
NECL mode input voltage	-6	V	
Output ourrent	Continuous	50	~ ^
Output current	Surge	100	— mA
Operating temperature range	-40 to 85	°C	
Storage temperature range	-65 to 150	°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T _A < 25°C (mW)	THERMAL RESISTANCE, JUNCTION TO AMBIENT NO AIRFLOW	DERATING FACTOR T _A > 25°C (mW/°C)	POWER RATING T _A = 85°C (mW)
SOIC	Low-K	719	139	7	288
	High-K	840	119	8	336
SOIC-TSSOP	Low-K	469	213	5	188
	High-K	527	189	5	211

THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
θ_{JB}	Junction-to Board Thermal Resistance	SOIC	79	°C/W
		SOIC-TSSOP	120	
θ_{JC}	Junction-to Case Thermal Resistance	SOIC	98	°C/W
		SOIC-TSSOP	74	

KEY ATTRIBUTES

CHARACTERISTICS	VALUE
Internal input pull down resistor	75 kΩ
Moisture sensitivity level	Level 1
Flammability rating (Oxygen Index: 28 to 34)	UL 94 V-0 at 0.125 in
ESD-HBM	4 kV
ESD-machine model	200 V
ESD-charge device model	2 kV
Meets or exceeds JEDEC Spec EIA/JESD78 latchup test	· · · ·



SLLS927-DECEMBER 2008

www.ti.com

LVPECL DC CHARACTERISTICS⁽¹⁾ ($V_{CC} = 3.3 V$, $V_{EE} = 0.0 V$ ⁽²⁾

			–40°C			25°C			85°C		
	CHARACTERISTICS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I _{CC}	Power Supply Current		20	25		20	25		21	25	mA
V _{OH}	Output HIGH Voltage (3)	2215		2420	2215	2286	2420	2215		2420	mV
V _{OL}	Output LOW Voltage ⁽³⁾	1470		1680	1470	1584	1680	1470		1680	mV
V _{IH}	Input High Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
VIHCMR	Input HIGH voltage common mode range (Differential) ⁽⁴⁾										V
	V _{pp} < 500 mV	1.2		3.1	1.1		3.1	1.1		3.1	
	V _{pp} > 500 mV	1.4		3.1	1.3		3.1	1.3		3.1	
IIH	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW current										
	D	0.5			0.5			0.5			μA
	D	-600			-600			-600			

(1) Device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

(2) Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ± 0.3 V

(3) Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

(4) V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min and 1 V.

LVPNECL DC CHARACTERISTICS⁽¹⁾ ($V_{EE} = -3.3 \text{ V}$; $V_{CC} = 0.0 \text{ V}$;) ⁽²⁾

			–40°C			25°C			85°C		UNIT
	CHARACTERISTICS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I _{EE}	Power supply current		20	25		20	25		21	25	mA
V _{OH}	Output HIGH voltage (3)	-1085		-880	-1085	-1013	-880	-1085		-880	mV
V _{OL}	Output LOW voltage ⁽³⁾	-1830		-1620	-1830	-1722	-1620	-1830		-1620	mV
V _{IH}	Input high voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
VIHCMR	Input HIGH voltage common mode range (Differential) ⁽⁴⁾										V
	V _{pp} < 500 mV	-2.1		-0.2	-2.2		-0.2	-2.2		-0.2	
	V _{pp} > 500 mV	-1.9		-0.2	-2.0		-0.2	-2.0		-0.2	
I _{IH}	Input HIGH current			150			150			150	μA
IIL	Input LOW current										
	D	0.5			0.5			0.5			μΑ
	D	-600			-600			-600			

(1) Device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

(2) Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ± 0.3 V.

(3) Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

(4) VIHCMR min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP min and 1 V.



SLLS927-DECEMBER 2008

www.ti.com

AC CHARACTERISTICS ⁽¹⁾(V_{CC} = 3.3 V; V_{EE} = 0.0 V or V_{CC} = 0.0 V; V_{EE} = -3.3 V)⁽²⁾

							-			
	–40°C				25°C			85°C		UNIT
CHARACTERISTIC		TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Max switching frequency ⁽³⁾ See Figure 6		2.9			2.7			2.4		GHz
Propagation delay to output	235		350	235		350	235		350	ps
Within device skew ⁽⁴⁾		10	18		10	18		10	18	ps
Device to device skew ⁽⁵⁾		10	25		10	25		10	25	ps
Duty cycle skew ⁽⁶⁾		5	15		5	15		5	15	ps
Random clock jitter (RMS)		0.2			0.2			0.2		ps
Input swing ⁽⁷⁾	200		1000	200		1000	200		1000	mV
Output rise/fall times Q (20%-80%)	150		300	150		300	150		300	ps
-	Propagation delay to output Within device skew ⁽⁴⁾ Device to device skew ⁽⁵⁾ Duty cycle skew ⁽⁶⁾ Random clock jitter (RMS) Input swing ⁽⁷⁾	CHARACTERISTIC MIN Max switching frequency ⁽³⁾ See Figure 6 Propagation delay to output 235 Within device skew ⁽⁴⁾ Device to device skew ⁽⁵⁾ Duty cycle skew ⁽⁶⁾ Duty cycle skew ⁽⁶⁾ Random clock jitter (RMS) 200	CHARACTERISTICMINTYPMax switching frequency(3) See Figure 62.9Propagation delay to output235Within device skew(4)10Device to device skew(5)10Duty cycle skew(6)5Random clock jitter (RMS)0.2Input swing ⁽⁷⁾ 200	CHARACTERISTICMINTYPMAXMax switching frequency (3) See Figure 62.9Propagation delay to output235350Within device skew (4)1018Device to device skew (5)1025Duty cycle skew (6)515Random clock jitter (RMS)0.2Input swing (7)2001000	CHARACTERISTICMINTYPMAXMINMax switching frequency (3) See Figure 62.9Propagation delay to output235350235Within device skew (4)101018Device to device skew (5)1025Duty cycle skew (6)515Random clock jitter (RMS)0.2Input swing (7)200100200	CHARACTERISTICMINTYPMAXMINTYPMax switching frequency(3) See Figure 62.92.7Propagation delay to output235350235Within device skew(4)101810Device to device skew(5)102510Duty cycle skew(6)5155Random clock jitter (RMS)0.20.20.2Input swing ⁽⁷⁾ 2001000200	$\begin{tabular}{ c c c c c } \hline \mbox{CHARACTERISTIC} & \begin{tabular}{ c c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c c c c c } \hline \mbox{Min} & \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	CHARACTERISTIC MIN TYP MAX MIN TYP MAX MIN Max switching frequency ⁽³⁾ See Figure 6 2.9 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.5	CHARACTERISTIC MIN TYP MAX MIN TYP Max switching frequency ⁽³⁾ See Figure 6 2.9 2.3 2.7 2.4 2.4 Propagation delay to output 235 350 235 235 2.4 Within device skew ⁽⁴⁾ 10 18 10 18 10 10 25 10	CHARACTERISTIC MIN TYP MAX Max switching frequency ⁽³⁾ See Figure 6 2.9 350 2.35 2.35 2.35 2.4 2.4 2.4 Propagation delay to output 235 350 235 2.35 2.35 2.35 350 350 Within device skew ⁽⁴⁾ 10 18 10 18 10 18 10 25 Device to device skew ⁽⁶⁾ 5 15 5 15 15 15 15 15 Random clock jitter (RMS) 0.2 0.2 0.2

(1) Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

(2) V_{EE} can vary ±0.3 V

(3) Maximum switching frequency measured at output amplitude of 300 mVpp.

(4) Within-device skew is defined as identical transitions on similar paths through a device.

(5) Device-Device Skew is defined as identical transitions at identical Vcc levels.

(6) Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.

(7) V_{PP(min)} is the minimum input swing for which AC parameters are assured.

Typical Termination for Output Driver




Figure 1. Termination for Output Driver





Figure 2. Propagation Delay



SLLS927-DECEMBER 2008






Figure 5. Device Skew






Figure 6. Output Amplitude vs Frequency



18-Oct-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVEL11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVEL11	Samples
SN65LVEL11DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SINI	Samples
SN65LVEL11DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-1-260C-UNLIM	-40 to 85	SINI	Samples
SN65LVEL11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVEL11	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



18-Oct-2013

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVEL11DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVEL11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVEL11DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
SN65LVEL11DR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated