SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197

SDLS077

50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES OCTOBER 1976-REVISED MARCH 1988

- Performs BCD, Bi-Quinary, or Binary Counting
- **Fully Programmable**
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

| TYPES | GUARAI | | TYPICAL POWER DISSIPATION |
|------------------------|-----------|----------|------------------------------|
| | CLOCK 1 | CLOCK 2 | FUNER DISSIFATION |
| '196, '197 | 0-50 MHz | 0-25 MHz | 240 mW |
| 'LS196, 'LS197 | 0-30 MHz | 0-15 MHz | 80 mW |
| '\$196 , '\$197 | 0-100 MHz | 0-50 MHz | 375 mW |

description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divideby-two and a divide-by-eight counter ('197, 'LS197, (\$197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmissionline effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of $-55\,^\circ\text{C}$ to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197 . . . J OR W PACKAGE SN74196, SN74197 ... N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197 ... D OR N PACKAGE (TOP VIEW)


| 14 V <u>CC</u> 13 CLR 12 QD 11 D 10 B 9 QB |
|---|
| 8Д СLК 1 |
| |





NC - No internal connection

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing dows not necessarily include testing of all parameters.



SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

typical count configurations


'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176, '197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.

logic diagrams

'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.

'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

schematics of inputs and outputs





SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | · · · · · · · · · · · · · · · · · 7 V |
|---|--|
| Input voltage | 5.5 V |
| Interemitter voltage (see Note 2) | • • • • • • • • • • • • • • • • • • 5.5 V |
| Operating free-air temperature range: SN54196, SN54197 Circuits | |
| | 0°C to 70°C |
| Storage temperature range | |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

recommended operating conditions

| · · | | SN5 | 4196, SN | 54197 | SN74 | 196, SN7 | 4197 | |
|--|-----------------|----------|----------|-------|----------|----------|------|-----|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNI |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | 1 | | 800 | | | -800 | μA |
| Low-level output current, IOL | | | | 16 | | | 16 | mA |
| 0 | Clock-1 input | 0 | | 50 | 0 | | 50 | |
| Count frequency | Clock-2 input | 0 | | 25 | 0 | | 25 | мн |
| | Clock-1 input | 10 | | | 10 | | | |
| B (1) (1) (1) | Clock-2 input | 20 | | | 20 | | | 1 |
| Pulse width, t _w | Clear | 15 | | | 15 | | | ns |
| | Load | 20 | | | 20 | | | 1 |
| | High-level data | tw(load) | | | tw(load) | | | |
| Input hold time, t _h (see Nate 3) | Low-level data | tw(load) | ÷ | | tw(ioad) | | | ns |
| land a time to the Net O | High-level data | 10 | | | 10 | | | |
| Input setup time, t _{su} (see Note 3) | Low-level data | 15 | | | 15 | | | ns |
| Count enable time, ten (see Note 4) | | 20 | | | 20 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | 1 | TEST | ONDITION | iet. | SN54 | 196, SN | 74196 | SN54 | 197, SN | 74197 | |
|------|--|---------------------------------------|--|------------------------|-------|----------|---------|-------|------|---------|-------|------|
| | | | | | 19. | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | דואט |
| VIH | High-level input voltage | | | | | 2 | | | 2 | | | V |
| VIL. | Low-level input voltage | | | | | | | 0.8 | - | | 0.8 | V |
| VIK | Input clamp voltage | | V _{CC} = MIN, | l ₁ = -12 π | A | | | -1.5 | | | -1.5 | |
| ∨он | High-level output voltag | 2 | V _{CC} = MIN, V _{IL} = 0.8 V, | | | 2.4 | 3.4 | | 2.4 | 3.4 | | v |
| Vol | Low-level output voltage | | $V_{CC} = MIN,$ $V_{1L} = 0.8 V,$ | | | | 0.2 | 0,4 | | 0.2 | 0.4 | V |
| 4 | Input current at maximu | m input voltage | V _{CC} = MAX, | V ₁ = 5.5 V | | | | 1 | | | 1 | mΑ |
| | | Data, Load | | | | | | 40 | | | 40 | |
| н | High-level input current | Clear, clock 1 | VCC = MAX, | VI = 2.4 V | | | | 80 | | | 80 | μA |
| | | Clock 2 | | | | | | 120 | | | 80 | |
| | | Data, Load | | | | | | -1.6 | | | -1.6 | |
| | 1 I I I I I I I I I I I I I I I I I I I | Clear | | | | | | -3.2 | | | -3.2 | |
| հե | Low-level input current | Clock 1 | VCC = MAX, | VI = 0.4 V | | | | -4.8 | | | -4.8 | mΑ |
| | | Clock 2 | 1 | | | <u> </u> | | -6.4 | | | -3.2 | |
| | O ber 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 | | | | SN54' | -20 | | -57 | -20 | | -57 | |
| los | Short-circuit output curr | ents | V _{CC} = MAX | | SN74' | -18 | | 57 | -18 | | -57 | mΑ |
| Icc | Supply current | · · · · · · · · · · · · · · · · · · · | Vcc = MAX, | See Note 5 | L | | 48 | 59 | | 48 | 59 | mA |

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

§Not more than one output should be shorted at a time.

 Ω_A outputs are tested at $I_{OL} = 16$ mA plus the limit value of $I_{|L}$ for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

| PARAMETER # | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | | SN5419 SN7419 | | | N5479 | | UNIT |
|------------------|-----------------|---|--------------------|-----|------------------|-----|-----|-------|-----|------|
| | | 10011011 | | MIN | TYP | MAX | MIN | ТҮР | MAX | į |
| fmax | Clock 1 | QA | | 50 | 70 | | 50 | 70 | | MHz |
| ^t PLH | Clock 1 | QA | | | 7 | 12 | | 7 | 12 | |
| ^t PHL | GIOCK | ^Q A ∣ | | | 10 | 15 | | 10 | 15 | пs |
| t₽LH | Clock 2 | 0 _B | | | 12 | 18 | | 12 | 18 | |
| tPHL | | GB | | | 14 | 21 | | 14 | 21 | ns |
| tPLH | Clock 2 | 00 | | | 24 | 36 | | 24 | 36 | |
| TPHL | | 0 _C | CL = 15 pF, | | 28 | 42 | | 28 | 42 | ns |
| TPLH | Clock 2 | QD | $R_L = 400 \Omega$ | | 14 | 21 | | 36 | 54 | |
| ^t PHL | | | See Note 6 | | 12 | 18 | | 42 | 63 | ns |
| tPLH | A, B, C, D | 0 _A , 0 _B , 0 _C , 0 _D | | | 16 | 24 | | 16 | 24 | |
| ^t PHL | A, 5, 0, D | AY AR' AC' AD | | | 25 | 38 | | 25 | 38 | ns |
| ^t PLH | Load | Апу | | | 22 | 33 | | 22 | 33 | |
| tPHL | LOAG | | | | 24 | 36 | | 24 | 36 | ns |
| ^t PHL | Clear | Any | | | 25 | 37 | | 25 | 37 | ns |

switching characteristics, V_{CC} = 5 V, T_A = 25°C

#fmax = maximum count frequency.


tPLH = propagation delay time, low-to-high-level output.

tPHL = propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing f_{max} , $V_{IL} = 0.3 V$.



SN54LS196, SN54LS197, SN74LS196, SN74LS197 30 MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) 7 V |
|---|
| Input voltage |
| Operating free-air temperature range: SN54LS196, SN54LS197 Circuits 55°C to 125°C |
| SN74LS196, SN74LS197 Circuits |
| Storage temperature range |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | SN54LS1 | 96, SN5 | 4LS197 | SN74LS1 | 96, SN7 | 4LS197 | |
|---------------------|--|-----------------|---------|---------|--------|---------|---------|--------|--------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| юн | High-level output current | | | | -400 | | | -400 | μA |
| IOL | Low-level output current | | | | 4 | | | B | mΑ |
| | Count frequency | Clock-1 input | 0 | | 30 | 0 | | 30 | M41.1- |
| | Obdit: frequency | Clock-2 input | 0 | | 15 | 0 | | 15 | MHz |
| | | Clock-1 input | 20 | | | 20 | | | |
| • | Pulse width | Clock-2 input | 30 | | | 30 | | | |
| tw | Fuise wiath | Clear | 15 | | | 15 | | | ns |
| | | Load | 20 | | | 20 | | | |
| •. | Input hold time, (see Note 3) | High-level data | tw(load | d) | | tw(load | i) | | |
| th | input hold time, isee Note 5/ | Low-level data | tw(load | 1) | | tw(load | f) | | пs |
| | In the second se | High-level data | 10 | | | 10 | | | |
| ^t su | Input setup time, (see Note 3) | Low-level data | 15 | | | 15 | | 1 | ns |
| | | Clock 1 | 30 | | | 30 | | | |
| ^t enabie | Count enable time, (see Note 4) | Clock 2 | 50 | | | 50 | | | ns |
| Тд | Operating free-air temperature | | | | 125 | 0 | | 70 | °C |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54LS196, SN54LS197, SN74LS196, SN74LS197 **30 MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

| | PARAM | ETER | TE: | | ;† | | V54LS1 | | ł | 174LS1 174LS1 | | UNIT |
|-------|-------------------|-------------------|---|---|---------------------------------------|-----|------------------|------|-----|------------------|------|------------|
| | | | | | | MIN | TYP [‡] | MAX | MIN | TYP‡ | MAX | [|
| Mitt. | High-level input | voltage | | | | 2 | | | 2 | | | V |
| ViL | Low-level input v | voitage | | | | [| | 0.7 | | | 0.8 | V |
| ۷ik | Input clamp volt | age | V _{CC} = MIN, | 1 = -18 mA | | | | -1.5 | | | -1.5 | v |
| ∨он | High-level outpu | t voltage | V _{CC} = MIN, VIL = VIL max | V _{IH} = 2 V, , I _{OH} = -400 µ/ | · · · · · · · · · · · · · · · · · · · | 2.5 | 3.4 | | 2,7 | 3.4 | | v |
| | • • • • | | VCC = MIN, | | IOL = 4 mA | | 0,25 | 0,4 | | 0,25 | 0.4 | |
| VOL | Low-level output | t voltage | VIL = VIL max | | IOL = 8 mA® | | ÷ | | | 0.35 | 0.5 | V I |
| | | Data, Load | | | • • • • | | | 0.1 | | | 0.1 | |
| | Input current | Clear, clock 1 | | 14 mm - 11 | | | | 0,2 | | | 0.2 | |
| ų | at maximum | Clock 2 of 'LS196 | V _{CC} + MAX, | vi = 5.5 v | | | | 0.4 | | | 0.4 | mA |
| | input voltage | Clock 2 of LS197 | | | | | | 0.2 | | | 0.2 | |
| | | Data, Load | | | | | | 20 | | | 20 | |
| 1 | High-level | Clear, clock 1 | Vcc = MAX, | V 27V | | | | 40 | | | 40 | μA |
| ЧН | input current | Clock 2 of 'LS196 | VCC - WAA, | v] - 2.7 v | | | | 80 | | | 80 | μ Α |
| | | Clock 2 of 'LS197 | | | | | | 40 | | | 40 | |
| | | Data, Load | | | | | | -0.4 | | | -0.4 | _ |
| | Low-level | Clear | | | | | | 0.8 | | | -0.8 | |
| 11 | Input current | Clock 1 | V _{CC} = MAX, | Vj = 0.4 V | | | | -2.4 | | | -2.4 | mΑ |
| | | Clock 2 of 'LS196 | | | | | | -2.8 | | | -2.8 | |
| | | Clock 2 of 'LS197 | <u> </u> | | <u></u> | | | 1.3 | | | -1.3 | |
| los | Short-circuit out | put current \$ | VCC = MAX | | | 20 | | -100 | -20 | | -100 | |
| ICC . | Supply current | | V _{CC} = MAX, | See Note 5 | | | 16 | 27 | | 16 | 27 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. N_{0T} more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. "QA outputs are tested at specified IOL plus the limit value of ILL for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.

NOTE 5. ICC is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER # | FROM | TO | TEST CONDITIONS | | 154LS1 174LS1 | | SN SN | | | |
|------------------|------------|---------------------|-------------------------|-----|------------------|-----|----------|-----|-----|---------------|
| | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | ТҮР | MAX | 1 |
| f _{max} | Clock 1 | QA | | 30 | 40 | | 30 | 40 | | MHz |
| tPLH | Clock 1 | 0. | | | 8 | 15 | | 8 | 15 | пз |
| tPHL | CIOCK I | QA | | | 13 | 20 | | 14 | 21 | |
| ^t PLH | Clock 2 | () e | | | 16 | 24 | | 12 | 19 | ns |
| tPHL | CIOCK 2 | 0 ^B | | | 22 | 33 | | 23 | 35 | |
| ^t PLH | Clock 2 | 0- | C 15 pE | | 38 | 57 | | 34 | 51 | |
| ^t ₽HL | CIOCK 2 | QC | C _L = 15 pF, | | 41 | 62 | | 42 | 63 | - п \$ |
| [†] PLH | Clock 2 | 0- | $R_L = 2 k\Omega$, | | 12 | 18 | | 55 | 78 | |
| tPH L | CIOCK 2 | QD | See Note 6 | | 30 | 45 | | 63 | 95 | ns |
| ΨLH | | | | | 20 | 30 | | 18 | 27 | |
| 1PHL | A, B, C, D | $Q_A, Q_B, Q_C Q_D$ | | | 29 | 44 | | 29 | 44 | ns |
| ^t PLH | Logd | ٨٠٠ | | | 27 | 41 | | 26 | 39 | |
| tPHL | Load | Any | | | 30 | 45 | | 30 | 45 | ns |
| ^t PHL | Clear | Апу | | | 34 | 51 | | 34 | 51 | ns |


[#]fmax = maximum count frequency.

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output, $t_{PHL} \equiv$ propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that $t_r \, \le \, 15 \; \text{ns}, \, t_f \, \le \, 6 \; \text{ns}, \, \text{and} \; V_{ref} \, = \, 1.3 \; \text{V}$ (as opposed to 1.5 V).



SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | | | | | | | | | | | • | | | | | . 7V |
|--|-----|-----|----|------|----|-----|-----|----|------|----|---|---|---|---|---|---|---|---|---|-----|------|--------|
| Input voltage | | | - | - | | | | - | | | | - | | - | | - | | - | | - | | 5.5 V |
| Operating free-air temperature range: | SN: | 54S | 19 | 5, 5 | N5 | i4S | 197 | Ci | rcui | ts | | • | | | | | | | _ | 55° | C to | 125°C |
| | | | | | | | | | | | | | | | | | | | | | | o 70°C |
| Storage temperature range | • | • | • | • | • | | | • | • | | • | - | • | • | • | • | • | • | | 65° | C to | 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | SN54 | S196, SN5 | 4S197 | SN745 | S196, SN7 | 4\$197 | |
|--|-----------------|------|-----------|-------|-------|-----------|--------|--------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | רואט – |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | | -1 | | •• | 1 | mA |
| Low-level output current, IOL | | | | 20 | | | 20 | mA |
| | Clock-1 input | 0 | | 100 | 0 | | 100 | MALL |
| Clock frequency | Clock-2 input | 0 | | 50 | 0 | | 50 | - MH2 |
| | Clock-1 input | 5 | | | 5 | | | |
| D 1 1 (4) - | Clock-2 input | 10 | | | 10 | | |] |
| Pulse width, t _w | Clear | 30 | | | 30 | | | ns |
| | Load | 5 | | | 5 | | | |
| | High-level data | 31 | | | 31 | | | |
| Input hold time, th (see Note 3) | Low-level data | 31 | | | 31 | | | - ns |
| Lesus status sime to Japa Nata 2) | High-level data | 61 | | ~~~ | 61 | | | |
| Input setup time, t _{su} (see Note 3) | Low-level data | 61 | - | | 61 | | _ | - ns |
| Count enable time, ten (see Note 4) | | 12 | | | 12 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °c |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54S196, SN54S197, SN74S196, SN74S197 **100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

| PARAMETER | | TEST CONDITIONS T | | | | | SN54S196, SN74S196 | | | SN54S197, SN74S197 | | |
|------------------|------------------|------------------------|------------------------|--------------------------|------|-----|-----------------------|----------|-----|-----------------------|-------|----|
| | | | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | 7 | | | |
| | | | | | | 2 | | | 2 | | | |
| VIL | | | | | | | | 0.8 | 1 | | 0.8 | V |
| Vik | | Vcc = MIN, | lj = −18 mA | | | | | -1.2 | | _ | -1.2 | V |
| ¥ | | VCC = MIN, | V _{IH} = 2 V, | | 545 | 2.5 | 3.4 | | 2.5 | 3.4 | | |
| Voh | | VIL = 0.8 V, | 10H = -1 mA | | 745 | 2.7 | 3.4 | <u> </u> | 2.7 | 3.4 | | v |
| Vol | | V _{CC} = MIN, | V _{IH} = 2 V, | V _{IL} = 0.8 V, | | 1 | | 0.5 | | | | |
| | | IOL = 20 mA 4 | | | | | | | | | 0.5 | V |
| tj | | V _{CC} = MAX, | V _I ≈ 5.5 V | | | | | 1 | | | 1 | mA |
| ιн | Clock 1, clock 2 | Vcc = MAX, | V 7 7 V | | | | | 150 | | | 150 | |
| | All other inputs | VCC-WAA, | v -2.7 v | | | | | 50 | | | 50 | μA |
| ارر | Data, Load | V _{CC} = MAX, | | | | 1 | - 0.75 | | | | 0.75 | mΑ |
| | Clear | | V 0 EV | | | | | | | - | -0.75 | |
| | Clock 1 | 1 VCC - MAA, | v] - 0.5 v | | | | | -8 | | | 8 | mΑ |
| | Clock 2 | 1 | | | | | | -10 | | | 6 | mΑ |
| ¹ 05§ | ·• ··· | VCC = MAX | | | | -30 | | -110 | -30 | | -110 | mΑ |
| lan | | V _{CC} = MAX, | See Note 5 | | 54S | | 75 | 110 | | 75 | 110 | |
| lee | | | 396 14018 0 | | 74\$ | 75 | | 120 | | 75 | 120 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. ¶ Q_A outputs are tested at $I_{OL} = 20$ mA plus the limit value of $I_{|L}$ for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 5: ICC is measured with all input grounded and all outputs open.

| PARAMETER # | (FROM | TO | TEST CONDITIONS | SN54S196, SN74S196 | | | SN54S197, SN74S197 | | | UNIT |
|---------------------------|---|-----------------|--------------------------------------|-----------------------|-----|-----|-----------------------|------------|-----|------|
| _ | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | TYP | MAX | 1 |
| fmax | Clock 1 | a _A | | 100 | 140 | | 100 | 140 | • | MHz |
| ^t ₽lH | Clock 1 | QA | | | 5 | 10 | | 5 | 10 | ns |
| ^t PHL | GIOCK | G G A | | [| 6 | 10 | | 6 | 10 | |
| ^t ₽ L H | Clock 2 | Q _B | | | 5 | 10 | | 5 | 10 | лs |
| ^t PHL | Q106R 2 | | | | 8 | 12 | | 8 | 12 | |
| ^t PLH | Clock 2 | Q _C | | | 12 | 18 | | 12 | 18 | ns |
| ^t PHL | CIOCK Z | . σ. | $R_L = 280 \Omega$, $C_L = 15 pF$, | | 16 | 24 | | 15 | 22 | 113 |
| tplh | Clock 2 | ۵ _D | See Note 7 | | 5 | 10 | | 18 | 27 | ns |
| tρΗL | | | | | 8 | 12 | | 22 | 33 | 115 |
| ^t PLH | A,B,C,D | QA,QB,QC,QD | | | 7 | 12 | | 7 | 12 | ns |
| ^t PHL | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | -д,чв,чс,чо | | | 12 | 18 | | 12 | 18 | 611 |
| ^t PLH | Load | Any | • | | 10 | 18 | | 10 | 18 | ns |
| ^t PHL | 0.00 | Party | | | 12 | 18 | | 1 2 | 18 | |
| ^t PHL | Clear | Any | | | 26 | 37 | | 26 | 37 | пs |

switching characteristics $V_{CC} = 5 V_{-} T_{A} = 25^{\circ} C$

#fmax = maximum count frequency.

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.





PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|----------------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| SN54196J | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54196J | Samples |
| SN54197J | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54197J | Samples |
| SNJ54196J | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SNJ54196J | Samples |
| SNJ54197J | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SNJ54197J | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated