SCBS223E - OCTOBER 1992 - REVISED MAY 1997

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16843 18-bit bus-interface D-type latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ABT16843 can be used as two 9-bit latches or one 18-bit latch. The 18 latches are transparent D-type latches. The device provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs are in the high-impedance state during power up and power down. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54ABT16843 WD PACKAGE SN74ABT16843 DGG OR DL PACKAGE (TOP VIEW)									
1Q2 1Q3 1Q3 1Q4 1Q5 1Q6 GND 1Q7 1Q8 1Q9 2Q1 2Q2 2Q3 GND 2Q4 2Q5 2Q6 V _{CC} 2Q7 QND 2Q9 2Q9 200 C	4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	55	2D2 2D3 GND 2D4 2D5 2D6 V _{CC} 2D7 2D8 GND 2D9 2PRE						
2CLR L	28	29	2LE						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

description (continued)

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT16843 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16843 is characterized for operation from -40° C to 85° C.

			ON TAB		
		INPUTS			OUTPUT
PRE	CLR	OE	LE	D	Q
L	Х	L	Х	Х	Н
н	L	L	Х	Х	L
н	Н	L	Н	L	L
н	Н	L	Н	Н	н
н	Н	L	L	Х	Q ₀
Х	Х	Н	Х	Х	Z




SN54ABT16843, SN74ABT16843 **18-BIT BUS-INTERFACE D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS223E – OCTOBER 1992 – REVISED MAY 1997

logic diagram (positive logic)



To Eight Other Channels



To Eight Other Channels



SN54ABT16843, SN74ABT16843 **18-BIT BUS-INTERFACE D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS223E - OCTOBER 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high or power-off state, V_O Current into any output in the low state, I_O : SN54ABT16843	0.5 V to 7 V 0.5 V to 5.5 V
SN74ABT16843	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

		SN54AB	SN54ABT16843		Г16843	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage			Ŋ	2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			Vcc	0	VCC	V
ЮН	High-level output current		1	-24		-32	mA
IOL	Low-level output current		200	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		Q 200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS223E - OCTOBER 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16843	SN74ABT16843		UNIT	
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 V,$	I _{OH} = -3 mA	2.5			2.5		2.5			
Vari		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		v	
∨он		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100						mV	
II		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or GN				±1		±1		±1	μΑ	
IOZPU	‡	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$				±50		±50		±50	μΑ	
IOZPD	‡	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to } 2$	0, .7 V, OE = X			±50	22	±50		±50	μΑ	
IOZH		$V_{CC} = 2.1 \text{ V}$ to $V_{O} = 2.7 \text{ V}$, $\overline{\text{OE}}$				10	PODU	10		10	μA	
I _{OZL}		$V_{CC} = 2.1 \text{ V}$ to $V_{O} = 0.5 \text{ V}$, OE	5.5 V, ≥ 2 V			-10	Q	-10		-10	μΑ	
loff		$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100				±100	μΑ	
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μA	
١٥		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high	.,				0.5		0.5		0.5		
ICC	Outputs low	V _{CC} = 5.5 V, I _C V _I = V _{CC} or GN				85		85		85	mA	
	Outputs disabled					0.5		0.5		0.5		
∆ICC [¶]		$V_{CC} = 5.5 V, O$ Other inputs at	ne input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	mA	
Ci		V _I = 2.5 V or 0.	5 V		3.5						pF	
Co		V _O = 2.5 V or 0	.5 V		8						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS223E - OCTOBER 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


				V _{CC} = 5 V, T _A = 25°C		SN54ABT16843		SN74ABT16843		
		MIN	MAX	MIN	MAX	MIN	MAX			
t _w Pulse duration	CLR low	3.3		3.3	Ņ	3.3				
	PRE low	3.3		3.3	NE	3.3		ns		
		LE high	3.3		3.3	22	3.3			
	Setup time, data before LE↓	High	0.9		0.9	r.	0.9		ns	
t _{su}		Low	0.6		0.6		0.6		115	
t_h Hold time, data after LE \downarrow	Hold time, data after LE	High	1.7		Q1.7		1.7			
	Low	1.8		२ 1.8		1.8		ns		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16843		SN74ABT16843		UNIT
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	Q	1.6	3.1	4.2	1.6	5.1	1.6	4.8	ns
^t PHL	D	y	1.6	3.2	4.2	1.6	5	1.6	4.8	115
^t PLH	LE	Q	2.3	4	5	2.3	6.3	2.3	5.9	20
^t PHL			2.5	3.9	4.8	2.5	5.6	2.5	5.3	ns
^t PLH		Q	2.1	4	5.1	2.1	6.3	2.1	6.1	ns
^t PHL	PRE	ý	2.2	3.7	4.6	2.2	5.3	2.2	5	115
^t PLH	CLR	Q	1.9	3.7	4.8	1.9	5.7	1.9	5.4	ns
^t PHL	CLR	y	2.2	4.2	5.3	2.2	6.1	2.2	6	115
^t PZH	6	Q	1.6	3.3	4.3	1.6	5.5	1.6	5.4	ns
^t PZL	OE	y y	2	3.2	4.6	2	5.9	2	5.8	115
^t PHZ	ŌĒ	Q	1.7	4	5.5	1.7	6.4	1.7	6.3	ns
^t PLZ	UE	, v	1.7	3.7	4.4	1.7	5.3	1.7	5.2	115



SCBS223E - OCTOBER 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated