SDAS229A - APRIL 1982 - REVISED JANUARY 1995


- 3-State Q Outputs Drive Bus Lines Directly
- Counter Operation Independent of 3-State Output
- Fully Synchronous Clear, Count, and Load
- Asynchronous Clear Is Also Provided
- Fully Cascadable
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

### description


The SN74ALS568A decade counter and 'ALS569A binary counters are programmable, count up or down, and offer both synchronous and asynchronous clearing. All synchronous functions are executed on the positive-going edge of the clock (CLK) input.

The clear function is initiated by applying a low level to either asynchronous clear ( $\overline{ACLR}$ ) or synchronous clear ( $\overline{SCLR}$ ). Asynchronous (direct) clearing overrides all other functions of the device, while synchronous clearing overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by holding load ( $\overline{LOAD}$ ) low during a positive-going clock transition. The counting function is enabled only when enable P ( $\overline{ENP}$ ) and enable T ( $\overline{ENT}$ ) are low and  $\overline{ACLR}$ ,  $\overline{SCLR}$ , and  $\overline{LOAD}$  are high. The up/down (U/ $\overline{D}$ ) input controls the direction of the count. These counters count up when U/ $\overline{D}$  is high and count down when U/ $\overline{D}$  is low.

SN54ALS569A . . . J PACKAGE SN74ALS568A, SN74ALS569A . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS569A . . . FK PACKAGE (TOP VIEW)



A high level at the output-enable  $(\overline{OE})$  input forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of  $\overline{OE}$ .  $\overline{ENT}$  is fed forward to enable the ripple-carry output  $(\overline{RCO})$  to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum (9 or 15) when counting up. The clocked carry output  $(\overline{CCO})$  produces a low-level pulse for a duration equal to that of the low level of the clock when  $\overline{RCO}$  is low and the counter is enabled (both  $\overline{ENP}$  and  $\overline{ENT}$  are low); otherwise,  $\overline{CCO}$  is high.  $\overline{CCO}$  does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting  $\overline{RCO}$  or  $\overline{CCO}$  of the first counter to  $\overline{ENT}$  of the next counter. However, for very high-speed counting,  $\overline{RCO}$  should be used for cascading since  $\overline{CCO}$  does not become active until the clock returns to the low level.


The SN54ALS569A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS568A and SN74ALS569A are characterized for operation from 0°C to 70°C.

# SN54ALS569A, SN74ALS568A, SN74ALS569A SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS SDAS229A - APRIL 1982 - REVISED JANUARY 1995

### **FUNCTION TABLE**

	•	ODED ATION						
OE	ACLR	SCLR	LOAD	ENT	ENP	U/D	CLK	OPERATION
Н	Х	Х	Х	Χ	Χ	Χ	Χ	Q outputs disabled
L	L	X	Χ	X	X	Χ	Χ	Asynchronous clear
L	Н	L	Χ	Χ	X	Χ	$\uparrow$	Synchronous clear
L	Н	Н	L	Χ	X	Χ	$\uparrow$	Load
L	Н	Н	Н	L	L	Н	$\uparrow$	Count up
L	Н	Н	Н	L	L	L	$\uparrow$	Count down
L	Н	Н	Н	Н	Χ	Χ	Χ	Inhibit count
L	Н	Н	Н	Χ	Н	Χ	Χ	Inhibit count


# logic symbols†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## logic diagrams (positive logic)






# logic diagrams (positive logic) (continued)



SDAS229A - APRIL 1982 - REVISED JANUARY 1995


## typical load, count, and inhibit sequences





SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## typical load, count, and inhibit sequences (continued)





SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS569A	55°C to 125°C
SN74ALS568A, SN74ALS569A	0°C to 70°C
Storage temperature range	-65°C to 150°C

## recommended operating conditions

				SN	54ALS56	9A		74ALS56 74ALS56		UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX		
Vсс	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
$V_{IH}$	High-level input voltage			2			2			V	
$V_{IL}$	Low-level input voltage					0.7			0.8	V	
1	High-level output current	Q outputs				-1			-2.6	mA	
ІОН	nigh-level output current	CCO and RCO				-0.4			-0.4	IIIA	
loi	Low-level output current	Q outputs				12			24	mA	
lOL	Low-level output current	CCO and RCO				4			8	IIIA	
٤	Clock fraguency	SN74ALS568A					0		20	MHz	
fclock	Clock frequency	'ALS569A		0		22	0		30	IVITZ	
		ACLR or LOAD low	,	20			15				
	Pulse duration	SN74ALS568A 'ALS569A	CLK high				25				
t <sub>W</sub>			CLK low				25			ns	
			CLK high	20			16.5				
		ALSSOSA	CLK low	23			16.5				
		Data at A, B, C, D		25			20				
		END ENE	High	35			30				
		ENP, ENT	Low	25			20				
		SCLR	Low	20			15				
t <sub>su</sub>	Setup time before CLK↑	SCLR	High (inactive)	35			30			ns	
		LOAD	Low	20			15				
		LOAD	High (inactive)	35			30				
		U/D		35			30				
		ACLR inactive		10			10				
th	Hold time after CLK↑ for a	ny input		0			0			ns	
TA	Operating free-air tempera	ture		-55		125	0		70	°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS229A - APRIL 1982 - REVISED JANUARY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	IDITIONS	SNS	54ALS56	9A	SN7 SN7	UNIT			
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX		
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2			
VOH	Q outputs	V <sub>CC</sub> = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	Q outputs	vCC = 4.5 v	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
	Q outputs	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4		
1/0	Q outputs	VCC = 4.5 V	$I_{OL} = 24 \text{ mA}$				0.35 0.5		0.5		
VOL	CCO and RCO	V <sub>CC</sub> = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	v	
		VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5		
lozh		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			20			20	μΑ	
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μΑ	
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lн		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ	
I <sub>IL</sub>		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA	
. +	CCO and RCO	., 551	\\ 0.05\\	-15		-70	-15		-70		
10 <sup>‡</sup>	Q outputs	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.25 \text{ V}$	-20		-112	-30	-112		mA	
	-		Outputs high		16	26		16	26		
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		20	32		20	32	mA	
			Outputs disabled		20	32		20	32		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.


SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	V <sub>C</sub> C <sub>I</sub> R1 R2	,	UNIT			
	(	(OUTPUT)	SN54AL	S569A	SN74AL SN74AL		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>	SN74AI	LS568A			20		MHz
max	'ALS	569A	22		30		IVII IZ
<sup>t</sup> PLH	CLK	Any O	4	21	4	13	ns
<sup>t</sup> PHL	OLK	Any Q	7	19	7	16	113
<sup>t</sup> PLH	CLK	RCO	12	37	12	28	ns
<sup>t</sup> PHL	<b>5</b>	RCO	10	28	10	19	113
<sup>t</sup> PLH	CLK	<del>cco</del>	5	17	5	13	ns
<sup>t</sup> PHL		CCO	6	30	6	25	
<sup>t</sup> PLH	U/ <del>D</del>	RCO	9	31	9	23	
<sup>t</sup> PHL	0/0	RCO	9	33	9	19	
<sup>t</sup> PLH	ENT	RCO	6	21	6	15	ns ns
<sup>t</sup> PHL	LIVI	ROO	4	20	4	13	
<sup>t</sup> PLH	ENT	cco	5	18	5	13	
<sup>t</sup> PHL	LIVI	000	9	32	9	23	
<sup>t</sup> PLH	<u>ENP</u>	cco	4	18	4	12	ns
<sup>t</sup> PHL		000	5	18	5	14	113
<sup>t</sup> PHL	ACLR	Any Q	9	25	9	20	ns
<sup>t</sup> PZH	ŌĒ	Any Q	6	23	6	18	ns
<sup>t</sup> PZL	UE UE	Ally Q	6	29	6	24	113
<sup>t</sup> PHZ	ŌĒ	Any Q	1	12	1	10	ns
<sup>t</sup> PLZ		Any &	3	29	3	13	113

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma} = t_{f} = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
83025022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83025022A SNJ54ALS 569AFK	Samples
8302502RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302502RA SNJ54ALS569AJ	Samples
SN54ALS569AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54ALS569AJ	Samples
SN74ALS569ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS569A	Samples
SN74ALS569AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS569AN	Samples
SN74ALS569ANE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS569AN	Samples
SNJ54ALS569AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83025022A SNJ54ALS 569AFK	Samples
SNJ54ALS569AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302502RA SNJ54ALS569AJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





17-Mar-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS569A, SN74ALS569A:

Catalog: SN74ALS569A

Military: SN54ALS569A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012


## TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**





### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS569ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS569ADWR	SOIC	DW	20	2000	367.0	367.0	45.0

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.