### SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS065B – DECEMBER 1982 – REVISED JANUARY 1995

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Buffered Control Inputs
- SN74ALS577A Has Synchronous Clear
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N, NT) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

#### description

These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These flip-flops enter data on the low-to-high transition of the clock (CLK) input.


The output-enable  $(\overline{OE})$  input does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are disabled.

The SN54ALS576B and SN54AS576 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS576B, SN74ALS577A, and SN74AS576 are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

SN54ALS576B, SN54AS576 J OR W PACKAGE
SN74ALS576B, SN74AS576 DW OR N PACKAGE
(TOP VIEW)

	(101	•••=•••	
OE 1D 2D 3D 4D 5D 6D 7D	2 3 4 5 6 7 8	20 19 18 17 16 15 14 13	V <u>c</u> c 1 <u>2</u> 0 2 <u>3</u> 0 4 <u>0</u> 5 <u>0</u> 0 7 <u>0</u> 0
1D	2	19	] 1Q
	3		
	а –		14Q 15Q
6D	а –		] 6Q
	3		] 7 <mark>Q</mark>
8D	<b>1</b> 9	12	] 8 <mark>Q</mark>
GND	10	11	] CLK

SN54ALS576B, SN54AS576...FK PACKAGE (TOP VIEW)



#### SN74ALS577A . . . DW OR NT PACKAGE (TOP VIEW)

			_	
CLR [		$O_{24}$	₁	V <sub>CC</sub>
OE [	2	23	3	NC
1D [	3	22	2	1Q
2D [		2	۱þ	2Q
3D [		20	0	3Q
4D [	6	19	Ξ	4Q
5D [	7	18	3	5Q
6D [	8	17	70	6Q
7D [	9	16	3	7Q
8D [	10	15	50	8Q
NC [	11	14	ιĮ	CLK
GND [	12	1:	3	NC

NC – No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


### SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS065B - DECEMBER 1982 - REVISED JANUARY 1995


#### **Function Tables**

´ALS576B, ´AS576 (each flip-flop)										
	INPUTS	OUTPUT								
OE	CLK	D	Q							
L	$\uparrow$	Н	L							
L	$\uparrow$	L	Н							
L	L	Х	$\overline{Q}_0$							
Н	Х	Х	Z							

# SN74ALS577A (each flip-flop)


	,		17	
	INP	UTS		OUTPUT
OE	CLR	CLK	D	Q
L	L	$\uparrow$	Х	Н
L	Н	$\uparrow$	Н	L
L	Н	$\uparrow$	L	Н
L	Н	L	Х	$\overline{Q}_0$
Н	Х	Х	Х	Z





<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown for the 'ALS576B and 'AS576 are for the DW, J, N, and W packages.




Pin numbers shown for the SN74ALS577A are for the DW and NT packages.




# SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 **OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPL**

SDAS065B - DECEMBER 1982 - REVISED JANUARY 1995

### logic diagrams (positive logic)





**To Seven Other Channels** 

Pin numbers shown are for the DW, J, N, and W packages.

Pin numbers shown are for the DW and NT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS576B	
SN74ALS576B, SN74ALS577A	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN	54ALS57	'6B	-	SN74ALS576B SN74ALS577A		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-1			-2.6	mA
IOL	Low-level output current				12			24	mA
		'ALS576B	0		22	0		30	MHz
fclock	Clock frequency	SN74ALS577A				0		30	
		'ALS576B, CLK high or low	25			16.5			
tw	Pulse duration	SN74ALS577A, CLK high or low				16.5			ns
		Data	15			15			
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	SN74ALS577A CLR				15			ns
		Data	4			0			
<sup>t</sup> h	Hold time after CLK↑	SN74ALS577A CLR				0			ns
Т <sub>А</sub>	Operating free-air temperature	•	-55		125	0		70	°C



### SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 **OCTAL D-TYPÉ EDGE-TRIGGÉRED FLIP-FLOPS WITH 3-STATE OUTPUTS** SDAS065B - DECEMBER 1982 - REVISED JANUARY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	TEST CONDITIONS		SN54ALS576B			4ALS57 4ALS57	-	UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
VIK	V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	)			
VOH		$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	$V_{CC} = 4.5 V$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
N	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V	
V <sub>OL</sub>		I <sub>OL</sub> = 24 mA					0.35	0.5	V	
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μA	
IOZL	$V_{CC} = 5.5 V,$	$V_{O} = 0.4 V$			-20			-20	μA	
Ц	V <sub>CC</sub> = 5.5 V,	VI = 7 V			0.1			0.1	mA	
IН	V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μA	
١ <sub>IL</sub>	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA	
lO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA	
	V <sub>CC</sub> = 5.5 V	Outputs high		10	18		10	18		
ICC		Outputs low		15	24		15	24	mA	
		Outputs disabled		16	30		16	30		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

### switching characteristics (see Figure 1)

PARAMETER	PARAMETER FROM TO (INPUT) (OUTPUT)	-		(   	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN t	<b>;</b> , 2, 2,			UNIT
			SN54AL	S576B	SN74AL	S576B	SN74AL	S577A	
		MIN	MAX	MIN	MAX	MIN	MAX		
fmax			22		30		30		MHz
<sup>t</sup> PLH	01/	A mu 🗖	4	24	3	14	4	14	
<sup>t</sup> PHL	CLK	Any Q	4	20	4	14	4	14	ns
<sup>t</sup> PZH	OE	Amu 🗖	4	24	3	18	4	18	
<sup>t</sup> PZL	OE	Any Q	3	23	4	18	4	18	ns
<sup>t</sup> PHZ	OE	Any Q	2	14	1	10	2	10	ns
<sup>t</sup> PLZ	UL UL		3	29	2	15	3	15	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



# SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS065B - DECEMBER 1982 - REVISED JANUARY 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T <sub>A</sub> : SN54AS576	-55°C to 125°C
SN74AS576	0°C to 70°C
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SI	SN54AS576			SN74AS576		
			MIN	NOM	MAX	MIN	NOM		UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-12			-15	mA
IOL	Low-level output current				32			48	mA
fclock*	Clock frequency		0		100	0		125	MHz
	<b>D</b> 1 4	CLK high	5			4			
tw*	Pulse duration	CLK low	4			2			ns
t <sub>su</sub> *	Setup time, data before CLK↑		3			2			ns
t <sub>h</sub> *	Hold time, data after $CLK^\uparrow$		3			2			ns
ТА	Operating free-air temperature		-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



### SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS065B - DECEMBER 1982 - REVISED JANUARY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS SN54AS576 MIN TYP <sup>†</sup> MAX		SI	N74AS57	6			
PARAMETER	TEST CC			TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
VOH		I <sub>OH</sub> = – 12 mA	2.4	3.2					V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = – 15 mA				2.4	3.3		
		I <sub>OL</sub> = 32 mA		0.29	0.5				
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 48 mA					0.33	0.5	V
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
IOZL	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$			-50			-50	μΑ
l	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
Iн	V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μΑ
D					-3			-2	
IIL All others	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.5			-0.5	mA
10 <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
		Outputs high		77	125		77	125	
ICC	V <sub>CC</sub> = 5.5 V	Outputs low		84	135		84	135	135 mA
		Outputs disabled		84	135		84	135	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	ν <sub>(</sub> C <sub>L</sub> R1 R2 Τ <sub>Α</sub>	UNIT			
			SN54A	S576	SN74A		
			MIN	MAX	MIN	MAX	
fmax*			100		125		MHz
<sup>t</sup> PLH	CLK	Any Q	3	11	3	8	
<sup>t</sup> PHL	ULK	Any Q	4	11	4	9	ns
<sup>t</sup> PZH	OE	1	2	7	2	6	
t <sub>PZL</sub>	UE	Any Q	3	11	3	10	ns
<sup>t</sup> PHZ	OE	Any Q	2	7	2	6	ns
<sup>t</sup> PLZ	UE	Ally Q	2	7	2	6	


\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested. § For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



# SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 **OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS**

SDAS065B - DECEMBER 1982 - REVISED JANUARY 1995

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms





17-Mar-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
84001022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84001022A SNJ54ALS 576BFK	Samples
8400102RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8400102RA SNJ54ALS576BJ	Samples
SN74ALS576BDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS576B	Samples
SN74ALS576BDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS576B	Samples
SN74ALS576BDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS576B	Samples
SN74ALS576BDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS576B	Samples
SN74ALS576BN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS576BN	Samples
SN74ALS576BNE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS576BN	Samples
SN74ALS576BNSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS576B	Samples
SN74ALS577ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS577A	Samples
SN74ALS577ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS577A	Samples
SN74AS576N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74AS576N	Samples
SNJ54ALS576BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84001022A SNJ54ALS 576BFK	Samples
SNJ54ALS576BJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8400102RA SNJ54ALS576BJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



www.ti.com

17-Mar-2017

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS576B, SN74ALS576B :

• Catalog: SN74ALS576B

Military: SN54ALS576B

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



# PACKAGE OPTION ADDENDUM

17-Mar-2017

Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS576BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS576BNSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ALS577ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS576BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS576BNSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ALS577ADWR	SOIC	DW	24	2000	367.0	367.0	45.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated