SDAS061C - APRIL 1982 - REVISED JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Choice of True or Inverting Logic
 - SN54ALS874B, SN74ALS874B, SN74AS874 Have True Outputs
 - SN74ALS876A, SN74AS876 Have Inverting Outputs
- Asynchronous Clear
- Package Options Include Plastic Small-Outline (DW) Packages, Plastic (FN) and Ceramic (FK) Chip Carriers, and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


description

These dual 4-bit D-type edge-triggered flip-flops feature 3-state outputs designed specifically as bus drivers. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The edge-triggered flip-flops enter data on the low-to-high transition of the clock (CLK) input. The SN54ALS874B, SN74ALS874B, and SN74AS874 have clear ($\overline{\text{CLR}}$) inputs and noninverting Q outputs. The SN74ALS876A and SN74AS876 have preset $\overline{\text{(PRE)}}$ inputs and inverting $\overline{\text{Q}}$ outputs; taking $\overline{\text{PRE}}$ low causes the four Q or $\overline{\text{Q}}$ outputs to go low independently of the clock.

The SN54ALS874B is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS874B, SN74ALS876A, SN74AS874, and SN74AS876 devices are characterized for operation from 0°C to 70°C.

SN54ALS874B . . . JT PACKAGE SN74ALS874B, SN74AS874 . . . DW OR NT PACKAGE (TOP VIEW)




SN54ALS874B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

SN74ALS876A, SN74AS876 . . . DW OR NT PACKAGE (TOP VIEW)



Function Tables

SN54ALS874B, SN74ALS874B, SN74AS874 (each flip-flop)

	INP		OUTPUT	
OE	CLR	CLK	D	Q
L	L	Х	Χ	L
L	Н	\uparrow	Н	Н
L	Н	\uparrow	L	L
L	Н	L	Χ	Q_0
Н	X	X	X	Z


SN74ALS876A, SN74AS876 (each flip-flop)

	INPUTS			OUTPUT
OE	PRE	CLK	D	Q
L	L	Х	Χ	L
L	Н	\uparrow	Н	L
L	Н	\uparrow	L	Н
L	Н	L	Χ	\overline{Q}_0
Н	X	X	Χ	Z

logic symbols†

SN54ALS874B, SN74ALS874B, SN74AS874 2

SN74ALS876A, SN74AS876




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.




SDAS061C - APRIL 1982 - REVISED JANUARY 1995

logic diagrams (positive logic)

SN54ALS874B, SN74ALS874B, SN74AS874 (each quad flip-flop)



SN74ALS876A, SN74AS876 (each quad flip-flop)



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}			
Input voltage, V _I			 7 V
Voltage applied to a disabled 3-state outp			
Operating free-air temperature range, TA:	SN54ALS874B		 -55°C to 125°C
	SN74ALS874B, S	SN74ALS876A	 0°C to 70°C
Storage temperature range			 -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

recommended operating conditions

			SN	54ALS87	′4B	SN74ALS874B SN74ALS876A		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
\vee_{IL}	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-1			-2.6	mA
loL	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		30	MHz
		PRE or CLR low	15			10			
t _W	Pulse duration	CLK high	20			16.5			ns
		CLK low	20			16.5			
	0	Data	15			15			
t _{su} Setup tii	Setup time before CLK↑	PRE or CLR inactive	15			10			ns
th	Hold time, data after CLK↑		4			0			ns
T _A	Operating free-air temperature	_	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CO	NDITIONS	SNS	54ALS87	'4B		4ALS87 4ALS87		UNIT
				MIN	TYP	MAX	MIN	TYP†	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
Vон		V 45V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
		V _{CC} = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
.,		V 45V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
lozL		V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μΑ
Ц		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
l _{IH}		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
I _{IL}		$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.2			-0.2	mA
IO [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		14	21		14	21	
	'ALS874B	V _{CC} = 5.5 V	Outputs low		19	30		19	30	mA
Icc			Outputs disabled		20	32		20	32	
	SN74ALS876A		Outputs high					14	21	
		SN74ALS876A V _{CC} = 5.5 V	Outputs low					18	29	
			Outputs disabled					20	31	

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, TA = 25°C.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L : R1 : R2 :	c = 4.5 V = 50 pF, = 500 Ω , = 500 Ω , = MIN to	to 5.5 V,		UNIT
			SN54AL	S874B	SN74AL	S874B	
			MIN	MAX	MIN	MAX	
fmax			25		30		MHz
t _{PLH}	OLIV.	A O	4	18	4	14	
^t PHL	CLK	Any Q	4	16	4	14	ns
t _{PHL}	CLR	Any Q	5	23	5	17	ns
^t PZH	ŌĒ	A O	4	24	4	18	
t _{PZL}	OE	Any Q	4	21	4	18	ns
^t PHZ	ŌĒ	Any Q	2	15	2	10	ns
t _{PLZ}	OE .	Ally Q	3	22	3	12	115

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$ SN74ALS876A		UNIT
			MIN	MAX	
fmax			30		MHz
^t PLH	CL I/	A -	4	14	
^t PHL	CLK	Any Q	4	14	ns
^t PHL	PRE	Any Q	6	19	ns
^t PZH	ŌĒ	. =	4	18	
t _{PZL}	OE	Any Q	4	18	ns
^t PHZ	ŌĒ	Any Q	2	10	ne
tPLZ	OE .	Ally Q	3	13	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	. 7 V
Input voltage, V _I	. 7 V
Operating free-air temperature range, T _A : SN74AS874, SN74AS876 0°C to	70°C
Storage temperature range –65°C to 1	50°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

recommended operating conditions

			SI	N74AS87	' 4	SN74AS876		6	LIMIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
loh	High-level output current				-15			-15	mA
l _{OL}	Low-level output current				48			48	mA
fclock	Clock frequency		0		125	0		80	MHz
		PRE or CLR low	2			4.5			ns
t _W	Pulse duration	CLK high	3			6.2			
		CLK low	4			6.2			
	Cotion times before CLIVA	Data	2			4.5			20
tsu	t _{su} Setup time before CLK↑	PRE or CLR inactive	4			5			ns
th	Hold time, data after CLK↑		1			2			ns
TA	Operating free-air temperature		0		70	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COND	ITIONS	_	74AS87 74AS87		UNIT
				MIN	TYP [†]	MAX	
٧ıK		$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.2	V
.,		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			
VOH		$V_{CC} = 4.5 V,$	I _{OH} = -15 mA	2.4	3.3		V
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 48 mA		0.35	0.5	V
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			50	μΑ
lozL		V _{CC} = 5.5 V,	V _O = 0.4 V			-50	μΑ
Ц		V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
lіН		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ
	D	V 55V	V 04V			-2	4
IIL	All others	$V_{CC} = 5.5 V$	V _I = 0.4 V			-0.5	mA
10 [‡]		$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	mA
			Outputs high		82	133	
	SN74AS874	$V_{CC} = 5.5 V$	Outputs low		92	149	
			Outputs disabled		100	160	mA
ICC	SN74AS876		Outputs high		88	142	IIIA
		$V_{CC} = 5.5 V$	Outputs low		94	150	
			Outputs disabled		100	160	

 $[\]uparrow$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = MIN to MAX [†] SN74AS874		UNIT
			MIN	MAX	
fmax			125		MHz
tPLH	0114	A-111. C	3	8.5	
^t PHL	CLK	Any Q	4	10.5	ns
^t PHL	CLR	Any Q	4	9.5	ns
^t PZH		A O	2	7	
tPZL	ŌĒ	Any Q	3	10.5	ns
^t PHZ	ŌĒ	Any Q	2	6	ne
^t PLZ	OE .	Ally Q	2	7.5	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF R1 = 500 Ω R2 = 500 Ω T _A = MIN t	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = MIN to MAX [†] SN74AS876		
			MIN	MAX		
f _{max}			80		MHz	
^t PLH	OLIK	. =	3	8.5	ns	
^t PHL	CLK	Any Q	4	10.5		
^t PHL	PRE	Any Q	4	9.5	ns	
^t PZH		. =	2	7		
t _{PZL}	ŌĒ	Any Q	3	11	ns	
^t PHZ	ŌĒ	Any Q	2	7	200	
t _{PLZ}	OE .	Any Q	2	7	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{f} = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
8401001LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	8401001LA SNJ54ALS874BJT	Samples
SN54ALS874BJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54ALS874BJT	Samples
SN74ALS874BDW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS874B	Samples
SN74ALS874BDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS874B	Samples
SN74ALS874BDWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS874B	Samples
SN74AS874DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS874	Samples
SNJ54ALS874BJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	8401001LA SNJ54AI S874BJT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS874B, SN74ALS874B:

Catalog: SN74ALS874B

Military: SN54ALS874B

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS874BDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device Package Ty		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALS874BDWR	SOIC	DW	24	2000	367.0	367.0	45.0	

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.