

PACKAGE

30 CLK

SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004

FEATURES	DGG, DGV, OR	
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	, ,	
Operates From 1.65 V to 3.6 V		56 GND
<ul> <li>Max t<sub>pd</sub> of 2 ns at 3.3 V</li> </ul>	NC 2	55 🛛 NC
• ±12-mA Output Drive at 3.3 V	Y1 3	54 A1
<ul> <li>Ideal for Use in PC100 Register DIMM, Revision 1.1</li> </ul>	GND	53 GND 52 A2 51 A3
<ul> <li>Output Port Has Equivalent 26-Ω Series</li> </ul>		50 V <sub>CC</sub>
Resistors, So No External Resistors Are	Y4 🛛 8	49 A4
Required	Y5 9	48 A5
Latch-Up Performance Exceeds 250 mA Per	Y6 🛛 10	47 🛛 A6
JESD 17	GND 🚺 11	46 GND
ESD Protection Exceeds JESD 22	Y7 🛛 12	45 🛛 A7
– 2000-V Human-Body Model (A114-A)	Y8 🛛 13	44 🛛 A8
– 200-V Machine Model (A115-A)	Y9 🛛 14	43 A9
– 1000-V Charged-Device Model (C101)	Y10 15	42 A10
	Y11 16 Y12 17	41 A11
DESCRIPTION/ORDERING INFORMATION	GND 18	40   A12 39   GND
This 18-bit universal bus driver is designed for 1.65-V	Y13 19	38 A13
to $3.6-V V_{CC}$ operation.	Y14 20	37 A14
	Y15 21	36 A15
Data flow from A to Y is controlled by the output-enable $(\overline{OE})$ input. The device operates in the	V <sub>CC</sub> [ 22	35 🛛 V <sub>CC</sub>
transparent mode when the latch-enable (LE) input is	Y16 23	34 🛛 A16
high. When LE is low, the A data is latched if the	Y17 🚺 24	33 🛛 A17
clock (CLK) input is held at a high or low logic level. If	GND 🛛 25	32 GND
LE is low, the A data is stored in the latch/flip-flop on	Y18 🛛 26	31 🛛 A18

NC - No internal connection

29 GND

OE 27

LE

28

#### PACKAGE<sup>(1)</sup> **ORDERABLE PART NUMBER TOP-SIDE MARKING** TA Tube SN74ALVC162835DL SSOP - DL ALVC162835 Tape and reel SN74ALVC162835DLR -40°C to 85°C **TSSOP - DGG** Tape and reel SN74ALVC162835DGGR ALVC162835 **TVSOP - DGV** Tape and reel SN74ALVC162835DGVR VC2835

#### **ORDERING INFORMATION**

Package drawings, standard packing guantities, thermal data, symbolization, and PCB design guidelines are available at (1)www.ti.com/sc/package.



driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

the low-to-high transition of CLK. When  $\overline{OE}$  is high,

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>cc</sub> through a

pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the

The output port includes equivalent 26- $\Omega$  series

resistors to reduce overshoot and undershoot.

the outputs are in the high-impedance state.


SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004



#### **FUNCTION TABLE**

	IN	PUTS		OUTPUT
OE	LE	CLK	Α	Y
н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	н
L	L	$\uparrow$	L	L
L	L	$\uparrow$	Н	н
L	L	L or H	Х	Y <sub>0</sub> <sup>(1)</sup>

(1) Output level before the indicated steady-state input conditions were established



#### LOGIC DIAGRAM (POSITIVE LOGIC)

To 17 Other Channels

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Output voltage range <sup>(2)(3)</sup>	Dutput voltage range <sup>(2)(3)</sup>		V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or $G$	SND		±100	mA
		DGG package		64	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		48	°C/W
		DL package		56	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004

### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65  imes V_{CC}$			
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-2		
	Lich lovel output ourrest	$V_{CC} = 2.3 V$		-6	mA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-8		
		$V_{CC} = 3 V$		-12		
		V <sub>CC</sub> = 1.65 V		2		
		V <sub>CC</sub> = 2.3 V		6	~ ^	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA	
		$V_{CC} = 3 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -2 mA	1.65 V	1.2		
	I <sub>OH</sub> = -4 mA	2.3 V	1.9		
V <sub>OH</sub>		2.3 V	1.7		V
	I <sub>OH</sub> = -6 mA	3 V	2.4		
	I <sub>OH</sub> = -8 mA	2.7 V	2		
	I <sub>OH</sub> = -12 mA	3 V	2		
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.1	2
	I <sub>OL</sub> = 2 mA	1.65 V		0.4	5
	I <sub>OL</sub> = 4 mA	2.3 V		0	1
V <sub>OL</sub>	$I_{OL} = 6 \text{ mA}$	2.3 V		0.5	5 V
		3 V		0.5	5
	I <sub>OL</sub> = 8 mA	2.7 V		0.	6
	I <sub>OL</sub> = 12 mA	3 V		0.	3
I <sub>I</sub>	$V_1 = V_{CC}$ or GND	3.6 V		±:	5 μΑ
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	3.6 V		±1	) μΑ
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		4	) μΑ
$\Delta I_{CC}$	One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		75	) μΑ
Ci Control inputs	V = V or CND	3.3 V	3.5		рF
Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V		рг	
C <sub>o</sub> Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7	pF

(1) All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$ .

### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =	V <sub>CC</sub> = 1.8 V		$V_{CC}$ = 2.5 V ± 0.2 V		2.7 V	$V_{CC}$ = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency				(1)		150		150		150	MHz	
	Dulas duration	LE high		(1)		3.3		3.3		3.3		ns	
t <sub>w</sub>	Pulse duration	CLK high or low		(1)		3.3		3.3		3.3			
		Data before CLK↑		(1)		2.2		2.1		1.7			
t <sub>su</sub>	Setup time		CLK high	(1)		1.9		1.6		1.5		ns	
		Data before LE	CLK low	(1)		1.3		1.1		1			
the state of the s		Data after CLK↑		(1)		0.6		0.6		0.7		ns	
t <sub>h</sub>	Hold time	Data after LE $\downarrow$	CLK high or low	(1)		1.4		1.7		1.4			

(1) This information was not available at the time of publication.



SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	(OUTPUT)	_		1.8 V	V <sub>CC</sub> = ± 0.	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
	(INPUT)		MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			(1)		150		150		150		MHz	
	A			(1)	1	5		5	1	4.2		
t <sub>pd</sub>	LE	Y		(1)	1.3	5.9		5.8	1.3	5.1	ns	
	CLK			(1)	1.4	6.3		6.1	1.4	5.4		
t <sub>en</sub>	OE	Y		(1)	1.4	6.3		6.5	1.1	5.5	ns	
t <sub>dis</sub>	OE	Y		(1)	1	4.9		4.9	1.3	4.5	ns	

(1) This information was not available at the time of publication.

#### SWITCHING CHARACTERISTICS

from 0°C to 85°C,  $C_L = 0 \text{ pF}$ 

PARAMETER	ARAMETER FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = 3. ± 0.15	UNIT	
	(INPOT)	(001-01)	MIN	MAX	
+ (1)	A	X	0.9	2	~~
t <sub>pd</sub> <sup>(1)</sup>	CLK	Ŷ	1.4	2.9	ns

(1) Texas Instruments SPICE simulation data

#### SWITCHING CHARACTERISTICS

from 0°C to 65°C,  $C_L = 50 \text{ pF}$ 

PARAMETER	FROM	TO	V <sub>CC</sub> = 3. ± 0.15	$V_{CC}$ = 3.3 V ± 0.15 V		
	(INPUT)	(OUTPUT)		MAX		
	A	Y	1	4		
Lpd	CLK	Ť	1.9	5	ns	

#### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST (	CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	$C_1 = 0.$	f = 10 MHz	(1)	35.5	40	۶F
C <sub>pd</sub>	capacitance	Outputs disabled	$C_{L} = 0,$		(1)	12.5	14	μr

(1) This information was not available at the time of publication.




SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004






TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

Γ	V			v	6	Р	v	
	V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
ſ	1.8 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
	2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
	3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V




NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.




SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004













24-Aug-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ALVC162835DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC162835	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM


24-Aug-2014

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC162835DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Aug-2014



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVC162835DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

# **PACKAGE OUTLINE**

# **DGG0056A**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated