

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

DGG, DGV, OR DL PACKAGE

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Ideal for Use in PC100 Register DIMM, **Revision 1.1**
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

(TOP VIEW)						
		ТТ				
NC	1	U t	56	GND		
NC	2	5	55 🛛	NC		
Y1	3	5	54	A1		
GND	4	5	53 🛛	GND		
Y2	5	5	52 🛛	A2		
Y3	6	5	51	A3		
V_{CC}	7	5	50	V _{CC}		
Y4	8	4	19	A4		
Y5	9	4	18	A5		
Y6	10	4	17	A6		
GND	11	4	16	GND		
Y7	12	4	15	A7		
Y8	13	4	14	A8		
Y9	14	. 4	13 🛛	A9		
Y10	15	4	12	A10		
Y11	16	۷	11	A11		
Y12	[17	Ζ.	10 🛛	A12		
GND	18	3	39	GND		
Y13	19	3	38	A13		
Y14	20	3	37	A14		
Y15	21	3	36	A15		
V_{CC}	22	3	35	V _{CC}		
Y16	23	3	34 🛛	A16		
Y17	24	3	33 🛛	A17		
GND	25	3	32	GND		
Y18	26	3	31	A18		
OE	27	3	30	CLK		
LE	28	2	29	GND		

NC - No internal connection

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74ALVC16835DL	ALVC16835
	330F - DL	Tape and reel	SN74ALVC16835DLR	ALVC 10033
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVC16835DGGR	ALVC16835
-40°C 10 85°C	TVSOP - DGV	Tape and reel	SN74ALVC16835DGVR	VC835
	VFBGA - GQL	Tone and real	SN74ALVC16835GQLR	VC835
	VFBGA - ZQL (Pb-free)	 Tape and reel 	SN74ALVC16835ZQLR	vC033

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



GQL OR ZQL PACKAGE (TOP VIEW) 1 2 3 4 5 6 000000 Α 000000 в 000000 С 000000 D Е O O $\bigcirc \bigcirc$ $\bigcirc \bigcirc$ OOF 000000 G 000000 н 000000 J 000000 Κ

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	Y1	NC	NC	GND	NC	A1
В	Y3	Y2	GND GND		A2	A3
С	Y5	Y4	V _{CC}	V _{CC}	A4	A5
D	Y7	Y6	GND GND A6		A6	A7
E	Y9	Y8			A8	A9
F	Y10	Y11			A11	A10
G	Y12	Y13	GND	GND	A13	A12
н	Y14	Y15	V _{CC}	V _{CC}	A15	A14
J	Y16	Y17	GND	GND	A17	A16
К	Y18	ŌE	LE	GND	CLK	A18

(1) NC - No internal connection


FUNCTION TABLE

	IN	PUTS		OUTPUT
OE	LE	CLK	Α	Y
Н	Х	Х	Х	Z
L	н	Х	L	L
L	н	Х	н	Н
L	L	\uparrow	L	L
L	L	\uparrow	н	Н
L	L	L or H	Х	Y ₀ ⁽¹⁾

 Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

LOGIC DIAGRAM (POSITIVE LOGIC)



To 17 Other Channels

Pin numbers shown are for the DGG, DGV, and DL packages.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC}	or GND		±100	mA
		DGG package		64	
0	Declars thermal impedance (4)	DGV package		48	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		56	C/vv
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		1.65	3.6	V	
		V_{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V _{IH}	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	V_{CC} = 2.3 V to 2.7 V	1.7		V	
		V_{CC} = 2.7 V to 3.6 V	2			
		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V	
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-12		
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
	IL Low-level input voltage Input voltage O Output voltage High-level output current DL Low-level output current t/ Δv Input transition rise or fall rate	V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	12		mA	
		V _{CC} = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	· · · ·		10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETE	R TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
	I _{OH} = -4 mA	1.65 V	1.2				
	I _{OH} = -6 mA	2.3 V	2				
V _{OH}		2.3 V	1.7		V		
_	I _{OH} = -12 mA	2.7 V	2.2				
		3 V	2.4				
	I _{OH} = -24 mA	3 V	2				
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2			
	I _{OL} = 4 mA	1.65 V		0.45).45		
V _{OL}	I _{OL} = 6 mA	2.3 V		0.4	V		
	1. 12 m/	2.3 V	0.7		v		
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4			
	I _{OL} = 24 mA	3 V		0.55			
I _I	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μA		
I _{OZ}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA		
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μA		
ΔI _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA		
C Control in	buts	2.2.1/		3.5	~ Г		
C _i Data inpu	$\frac{V_{\rm CC}}{S}$ V _I = V _{CC} or GND	3.3 V		5	pF		
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7	pF		

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =	1.8 V	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	,			(1)		150		150		150	MHz
	LE high		(1)		3.3		3.3		3.3			
۱ _W	t _w Pulse duration	CLK high or low		(1)		3.3		3.3		3.3		ns
		Data before CLK↑		(1)		2.2		2.1		1.7		
t _{su}	Setup time	Data before LE↓	CLK high	(1)		1.9		1.6		1.5		ns
			CLK low	(1)		1.3		1.1		1		
t _h Hold time	Data after CLK↑	*	(1)		0.6		0.6		0.7			
	Data after LE↓	CLK high or low	(1)		1.4		1.7		1.4		ns	

(1) This information was not available at the time of publication.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	V _{CC} = ²	1.8 V	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	3.3 V V	UNIT
	(INPOT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	А			(1)	1	4.2		4.2	1	3.6	
t _{pd}	LE	Y		(1)	1.3	5		4.9	1.3	4.2	ns
	CLK			(1)	1.4	5.5		5.2	1.4	4.5	
t _{en}	OE	Y		(1)	1.4	5.5		5.6	1.1	4.6	ns
t _{dis}	ŌĒ	Y		(1)	1	4.5		4.3	1.3	3.9	ns

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0°C to 85°C, $C_L = 0 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.15	UNIT	
		(001-01)	MIN	MAX	
• (1)	A	Y	0.9	2	~~
t _{pd} ⁽¹⁾	CLK	Ť	1.5	2.9	ns

(1) Texas Instruments SPICE simulation data

SWITCHING CHARACTERISTICS

from 0°C to 65°C, $C_L = 50 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.15	UNIT	
	(INFOT)	(001F01)	MIN	MAX	
	A	× ×	1	4	~~
t _{pd}	CLK	T T	1.7	4.5	ns

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	C ₁ = 0, f = 10 MHz	(1)	26	31	ρF	
C _{pd}		Outputs disabled	$C_L = 0, i = 10 MHZ$	(1)	12	14	μr	


(1) This information was not available at the time of publication.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.





TEXAS INSTRUMENTS www.ti.com


SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



TYPICAL CHARACTERISTICS









24-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ALVC16835DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC16835	Samples
SN74ALVC16835DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC16835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

24-Aug-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC16835DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVC16835DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated