- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

DEVICE	OUTPUT	LOGIC
SN54ALS646, SN74ALS646A, 'AS646	3 state	True
SN54ALS648, SN74ALS648A, SN74AS648	3 state	Inverting

description

These devices consist of bus-transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode)

data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The -1 version of the SN74ALS646A is identical to the standard version, except that the recommended maximum I_{OL} in the -1 version is increased to 48 mA. There are no -1 versions of the SN54ALS646, SN54ALS648, or SN74ALS648A.

The SN54ALS646, SN54ALS648, and SN54AS646 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS646A, SN74ALS648A, SN74AS646, and SN74AS648 are characterized for operation from 0°C to 70°C.

SN54ALS646, SN54ALS648, SN54AS646 JT PACKAGE
SN74ALS646A, SN74ALS648A, SN74AS646,
SN74AS648 DW OR NT PACKAGE
(TOP VIEW)


SN54ALS646, SN54ALS648, SN54AS646 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 **OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995





Pin numbers shown are for the DW, JT, and NT packages.

Function Tables

			51	134AL30	10, 511547	3040, SN74AL30	+0A, 5117+A50+0	
		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

SN54ALS646, SN54AS646, SN74ALS646A, SN74AS646

[†] The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


	INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]
Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
Н	Х	Х	L	Х	Input	Output	Real-time \overline{A} data to B bus
Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

SN54ALS648, SN74ALS648A, SN74AS648

[†] The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.




logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



logic diagrams (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I : Control inputs	
I/O ports	
Operating free-air temperature range, T _A : SN54ALS646	
SN74ALS646A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SI	54ALS6	46	SN7	4ALS64	6A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-12			-15	mA
				12			24	
IOL	Low-level output current						48‡	mA
fclock	Clock frequency	0		35	0		40	MHz
t _w	Pulse duration, CLKBA or CLKAB high or low	14.5			12.5			ns
t _{su}	Setup time, A before CLKAB \uparrow or B before CLKBA \uparrow	15			10			ns
t _h	Hold time, A after CLKAB↑ or B after CLKBA↑	0			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C

[‡] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TERT CO	NDITIONS	SN	54ALS6	46	SN7	4ALS64	6A	UNIT
	PARAMETER	TEST CC	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX -1.2 -1.2 0.1 0.4 0.5 0.5 0.1 0.1 20 20 -0.2 -0.2 -0.2 -0.2 -112 76 88	UNIT
VIK		V _{CC} = 4.5 V,	lı = –18 mA			-1.2			-1.2	V
-		V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2			
			I _{OH} = -3 mA	2.4	3.2		2.4	3.2		V
VОН		V _{CC} = 4.5 V	I _{OH} = -12 mA	2						v
			I _{OH} = -15 mA				2			
			I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
Vol		V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
			$I_{OL} = 48 \text{ mA}^{\ddagger}$					0.35	0.5	
	Control inputs		V _I = 7 V			0.1			0.1	mA
η	A or B ports	V _{CC} = 5.5 V	V _I = 5.5 V			0.1			0.1	mA
	Control inputs					20			20	
ΙΗ	A or B ports§	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
	Control inputs					-0.2			-0.2	
ΊL	A or B ports§	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA
IO¶		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
-			Outputs high		47	76		47	76	
ICC		V _{CC} = 5.5 V	Outputs low		55	88		55	88	mA
II IIН IO¶			Outputs disabled		55	88		55	88	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 § For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$		',	UNIT
			SN54A	LS646	SN74AL	S646A	
			MIN	MAX	MIN	MAX	
fmax			35		40		MHz
^t PLH	CLKBA or CLKAB	A or B	10	35	7	30	ns
^t PHL			5	20	5	17	115
^t PLH	A or B	B or A	5	22	3	20	ns
^t PHL		BOIN	3	15	3	12	113
^t PLH	SBA or SAB‡	A or B	10	40	7	35	ns
^t PHL	(stored data low)		5	23	5	20	115
^t PLH	SBA or SAB‡	A or B	8	30	6	25	ns
^t PHL	(stored data high)	AOID	5	24	5	20	115
^t PZH	ŌĒ	A or B	3	20	2	17	ns
^t PZL	ÛE	AOID	5	22	4	20	115
^t PHZ	OE	A or B	1	12	1	10	ns
^t PLZ	UE	AUD	1	20	2	16	115
^t PZH	DIR	A or B	5	38	3	30	ns
^t PZL		AUID	5	30	4	25	115
^t PHZ	DIR	A or B	1	12	1	10	200
^t PLZ	DIK	AUID	2	21	2	16	ns

[†] For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Input voltage, V _I : Control inputs	
I/O ports	5.5 V
Operating free-air temperature range, T _A : SN54ALS648	-55°C to 125°C
SN74ALS648A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	54ALS6	48	SN7	4ALS64	8A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			12			24	mA
fclock	Clock frequency	0		35	0		40	MHz
tw	Pulse duration, CLKBA or CLKAB high or low	14.5			12.5			ns
t _{su}	Setup time, A before CLKAB↑ or B before CLKBA↑	15			10			ns
t _h	Hold time, A after CLKAB \uparrow or B after CLKBA \uparrow	0			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	NDITIONS	SN	54ALS6	48	SN7	SN74ALS648A		LINUT
		IESI CC	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			
Vari			I _{OH} = -3 mA	2.4	3.2		2.4	3.2		V
VOH VOL II Control inputs A or B ports Control inputs IIH A or B ports‡ Control inputs IIL Control inputs A or B ports‡ IO§	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2						v	
			I _{OH} = -15 mA				2		MAX	
Voi		V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL		VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
	Control inputs	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	mA
'I	A or B ports	VCC = 5.5 V	V _I = 5.5 V			0.1			0.1	ША
	Control inputs		V. 07V			20			20	^
ЧН	A or B ports‡	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μA
	Control inputs		N 0.4 M			-0.2			-0.2	
ΊL	A or B ports‡	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.2			-0.2	mA
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		47	76		47	76	
ICC		$V_{CC} = 5.5 V$	Outputs low		57	88		57	88	mA
			Outputs disabled		57	88		57	88	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 \ddagger For I/O ports, the parameters IIH and IIL include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC CL R1 R2 TA	UNIT			
			SN54A	LS648	SN74AL	S648A]
			MIN	MAX	MIN	MAX	
fmax			35		40		MHz
^t PLH	CLKBA or CLKAB	A or B	8	39	7	33	ns
^t PHL	CERBA OF CERAB	AUD	5	23	5	20	113
^t PLH	A or B	B or A	3	20	2	17	ns
^t PHL	A OI D	BUIA	2	12	2	10	113
^t PLH	SBA or SAB‡	A or B	5	44	5	39	ns
^t PHL	(stored data low)	AUR	4	26	4	22	113
^t PLH	SBA or SAB‡	A or B	6	30	6	25	ns
^t PHL	(stored data high)	AUD	6	25	6	21	113
^t PZH	OE	A or B	4	25	2	22	ns
^t PZL	UE	AUR	4	25	4	22	113
^t PHZ	OE	A or B	1	12	1	10	ns
^t PLZ	UE	AUR	2	21	2	15	115
^t PZH	DIR	A or B	4	35	2	27	ns
tPZL		AUD	3	25	3	19	
^t PHZ	DIR	A or B	1	17	1	14	ns
^t PLZ		AUD	2	22	2	15	115

[†] For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
I/O ports	
Operating free-air temperature range, T _A : SN54AS646	
SN74AS646	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	154AS64	ŀ6	SN	174AS64	6	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
IOH	High-level output current				-12			-15	mA
IOL	Low-level output current				32			48	mA
fclock*	Clock frequency		0		75	0		90	MHz
.	Pulse duration	CLKBA or CLKAB high	6			5			
t _w *		CLKBA or CLKAB low	7			6			ns
t _{su} *	Setup time, A before CLKAB↑ or B before	CLKBA↑	7			6			ns
t _h *	Hold time, A after CLKAB↑ or B before CL	KBA	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	SN	154AS64	l6	SN	174AS64	6	UNIT
	PARAMETER		ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V
		V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2			
Vari			I _{OH} = -3 mA	2.4	3.2		2.4	3.2		V
VOH		$V_{CC} = 4.5 V$	I _{OH} = -12 mA	2						v
			I _{OH} = -15 mA				2			
Voi		V _{CC} = 4.5 V	I _{OL} = 32 mA		0.25	0.5				V
VOL		VCC = 4.5 V	I _{OL} = 48 mA					0.35	0.5	v
ı.	Control inputs	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
łı	A or B ports	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	ША
L	Control inputs		V/- 0 7 V/			20			20	
ΙΗ	A or B ports‡	$V_{CC} = 5.5 V,$	V _I = 2.7 V			70			70	μA
	Control input		N 0.4 M			-0.5			-0.5	
١L	A or B ports‡	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.75			-0.75	mA
lO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		120	195		120	195	
ICC		V _{CC} = 5.5 V	Outputs low		130	211		130	211	mA
			Outputs disabled		130	211		130	211	

[†] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R1 R2 T _A	UNIT					
			SN54A	S646	SN74A	S646			
			MIN	MAX	MIN	MAX			
fmax*			75		90		MHz		
^t PLH	CLKBA or CLKAB	A or B	2	9.5	2	8.5	ns		
^t PHL	CERDA OI CERAD	AOLD	2	10	2	9	115		
^t PLH	A or B	B or A	2	11.5	2	9	ns		
^t PHL	AUB	BOIX	1	8	1	7	115		
^t PLH	SBA or SAB‡	A or B	2	13.5	2	11	ns		
^t PHL	SBA OF SAB+	AOIB	2	11	2	9	115		
^t PZH	OE	A or B	2	11	2	9	ns		
^t PZL	OE	AOB	3	15	3	14	115		
^t PHZ	ŌĒ	A or B	2	11	2	9	ns		
^t PLZ	UE	A 01 B	2	11	2	9	115		
^t PZH	DIR	A or B	3	21	3	16	ns		
^t PZL		AUD	3	24	3	18	115		
^t PHZ	DIR	A or B	2	12	2	10	ns		
^t PLZ	DIK	AUD	2	12	2	10	115		

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

[†] For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, VI: Control inputs	7 V
I/O ports 5.	.5 V
Operating free-air temperature range, T _A : SN74AS648 0°C to 7	′0°C
Storage temperature range	0°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI	N74AS64	8	LINUT
			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-15	mA
IOL	Low-level output current				48	mA
fclock	Clock frequency		0		90	MHz
	Pulse duration	CLKBA or CLKAB high	5			20
t _w	Puise duration	CLKBA or CLKAB low	6			ns
t _{su}	Setup time, A before CLKAB \uparrow or B before CLKBA \uparrow		6			ns
th	Hold time, A after CLKAB↑ or B before CLKBA		0			ns
TA	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEAT AONS	NTIONO	SN	174AS64	8	UNIT	
	PARAMETER	TEST COND	TIONS	MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = – 18 mA			-1.2	V	
		$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -2 mA	V _{CC} -2				
∨он	Γ		I _{OH} = -3 mA	2.4	3.2		V	
		V _{CC} = 4.5 V	I _{OH} = -15 mA	2				
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V	
1.	Control inputs		V _I = 7 V			0.1		
A or B ports		V _{CC} = 5.5 V	V _I = 5.5 V			0.1	mA	
	Control inputs					20		
ΊН	A or B ports§	$V_{CC} = 5.5 V,$	V _I = 2.7 V			70	μA	
	Control input					-0.5		
μL	A or B ports§	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.75	mA	
IO¶	· ·	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA	
			Outputs high		110	185		
lcc	V _{CC} = 5.5 V	Outputs low		120	195	mA		
			Outputs disabled		120	195		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

§ For I/O ports, the parameters IIH and IIL include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.




switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	то (оитрит)	C _L = 50 pF R1 = 500 Ω R2 = 500 Ω	$\label{eq:CC} \begin{array}{l} V_{CC} = 4.5 \ V \ to \ 5.5 \ V, \\ C_L = 50 \ pF, \\ R1 = 500 \ \Omega, \\ R2 = 500 \ \Omega, \\ T_A = MIN \ to \ MAX^{\dagger} \end{array}$				
			SN74	AS648]			
			MIN	MAX				
fmax			90		MHz			
^t PLH	CLKBA or CLKAB	A or B	2	8.5	ns			
^t PHL	CERBA OF CERAB	AUB	2	9	115			
^t PLH	A or B	B or A	2	8	ns			
^t PHL	AUB	BOIA	1	7	115			
^t PLH	SBA or SAB‡	A or B	2	11	ns			
^t PHL	SBA OF SAB+	AUB	2	9	115			
^t PZH	- DE	A or B	2	9				
^t PZL	OE	AOIB	3	15	ns			
^t PHZ	OE	A or B	2	9	ns			
^t PLZ			2	9				
^t PZH	DIR	A or B	3	16				
^t PZL		AUID	3	18	ns			
^t PHZ	DIR	A or P	2	10				
^t PLZ		A or B	2	10	ns			

[†] For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8759501LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8759501LA SNJ54AS646JT	Samples
5962-8995601LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8995601LA SNJ54ALS646JT	Samples
5962-9052301LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9052301LA SNJ54ALS648JT	Samples
SN74ALS646ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS646A	Samples
SN74ALS646ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS646A	Samples
SN74ALS646ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS646A	Samples
SN74ALS648ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS648A	Samples
SN74AS646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS646	Samples
SNJ54ALS646JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8995601LA SNJ54ALS646JT	Samples
SNJ54ALS648JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9052301LA SNJ54ALS648JT	Samples
SNJ54AS646JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8759501LA SNJ54AS646JT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS648, SN54AS646, SN74AS646 :

• Catalog: SN74ALS648, SN74AS646

• Military: SN54AS646

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	()	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS646ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS646ADWR	SOIC	DW	24	2000	367.0	367.0	45.0

MECHANICAL DATA

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated