1A

1Y [

GND I

1B [

2A 🛛 4

2

3

10

SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

20 🛛 Vcc

19 6B

18 🛛 6A

17 6Y

11 **1** 4Y

- High Capacitive-Drive Capability
- 'ALS805A Has Typical Delay Time of 4.2 ns (C<sub>L</sub> = 50 pF) and Typical Power Dissipation of 4.2 mW Per Gate
- 'AS805B Has Typical Delay Time of 2.6 ns (C<sub>L</sub> = 50 pF) and Typical Power Dissipation of 12 mW Per Gate
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description


These devices contain six independent 2-input NOR drivers. They perform the Boolean functions  $Y = \overline{A} + \overline{B}$  or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

The SN54ALS805A and SN54AS805B are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS805A and SN74AS805B are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)

INP	UTS	OUTPUT
Α	В	Y
Н	Х	L
х	Н	L
L	L	Н

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### 2B [] 5 16 ]] 5B 2Y [] 6 15 [] 5A


3A	7	14	] 5Y
3A 3B 3Y	8	13	] 5Y ] 4B ] 4A
3Y	9	12	] 4A

SN54ALS805A, SN54AS805B ... J PACKAGE


SN74ALS805A, SN74AS805B . . . DW OR N PACKAGE

(TOP VIEW)

#### SN54ALS805A, SN54AS805B . . . FK PACKAGE (TOP VIEW)



### logic diagram (positive logic)



Copyright © 1995, Texas Instruments Incorporated

POST OFFICE BOX 655303 

DALLAS, TEXAS 75265
POST OFFICE BOX 1443 
HOUSTON, TEXAS 77251–1443

SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Operating free-air temperature range, TA: SN54ALS8	305A –55°C to 125°C
SN/4ALS8	B05A 0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54ALS805A			SN7	5A	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			12			24	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			4ALS80	5A	SN7	4ALS80	5A	
PARAMETER	TEST CC	DITIONS	MIN	TYP‡	MAX	MIN	typ‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	lj = –18 mA			-1.2			-1.2	V
	$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2			
VOH		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V
		I <sub>OH</sub> = -15 mA				2			
Mar		I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
V <sub>OL</sub>	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5	V
lį	V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
ΙΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
١ <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
۱ <sub>О</sub> §	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
ICCH	$V_{CC} = 5.5 V,$	$V_{I} = 0$		2	4		2	4	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		8	14		8	14	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}C$ .

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	ν( C <sub>I</sub> R <sub>I</sub> Τ <sub>4</sub>	UNIT			
	、 <i>,</i>		SN54AL	S805A	SN74AL		
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	v	1	12	2	7	
<sup>t</sup> PHL		f	1	9	2	8	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub> Input voltage, V <sub>I</sub>	
Operating free-air temperature range, T <sub>A</sub> : SN54AS805B –	55°C to 125°C
SN74AS805B	. 0°C to 70°C
Storage temperature range –	65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions§

		SN54AS805B SN74AS805B			5B			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-40			-48	mA
IOL	Low-level output current			40			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

§ These high sink- or source-current devices are not recommended for use above 40 MHz.



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			54AS80	5B	SN	74AS805	ōВ	
PARAMETER	TEST CO	DNDITIONS	MIN	TYP†	MAX	MIN	түр†	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	lj = -18 mA			-1.2			-1.2	V
	$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> –2			V <sub>CC</sub> -2			
Maria		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -40 \text{ mA}$	2						v
		$I_{OH} = -48 \text{ mA}$				2			
		I <sub>OL</sub> = 40 mA		0.25	0.5				V
V <sub>OL</sub>	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 48 mA					0.35	0.5	V
l	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΙΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
١ <sub>١L</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.5			-0.5	mA
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-50		-200	-50		-200	mA
ІССН	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0$		6.5	10		6.5	10	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		20	32		20	32	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	VC CL RL TA SN54A		UNIT		
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	v	1	4.8	1	4.3	200
<sup>t</sup> PHL	A VI D		1	4.8	1	4.3	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS023C - DECEMBER 1982 - REVISED JANUARY 1995



NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%. D.
- The outputs are measured one at a time with one transition per measurement. E.

#### Figure 1. Load Circuits and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87794012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87794012A SNJ54AS 805BFK	Samples
SNJ54AS805BFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87794012A SNJ54AS 805BFK	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-87794012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AS805BFK	FK	LCCC	20	1	506.98	12.06	2030	NA

# FK 20

### 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

### LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated