











**SN74AVC16T245** 

SCES551E - FEBRUARY 2004-REVISED NOVEMBER 2015

# SN74AVC16T245 16-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / Voltage Translation and Tri-State Outputs

#### **Features**

- Control Inputs V<sub>IH</sub>/V<sub>II</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- I/Os Are 4.6 V Tolerant
- Maximum Data Rates
  - 380 Mbps (1.8 V to 3.3 V Level-Shifting)
  - 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
  - 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
  - 150 Mbps (Level-Shifting to 1.5 V)
  - 100 Mbps (Level-Shifting to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 8000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# **Applications**

- Personal Electronics
- Industrial
- Enterprise
- Telecom

## 3 Description

This 16-bit noninverting bus transceiver uses two configurable power-supply rails. SN74AVC16T245 device is optimized to operate with  $V_{CCA}/V_{CCB}$  set at 1.4 V to 3.6 V. The device is operational with  $V_{CCA}/V_{CCB}$  as low as 1.2 V. The A port is designed to track V<sub>CCA</sub>. V<sub>CCA</sub> accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track  $V_{\text{CCB}}.\ V_{\text{CCB}}$  accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

SN74AVC16T245 device is designed for The asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses effectively are isolated.


The SN74AVC16T245 control pins (1DIR, 2DIR,  $1\overline{OE}$ , and  $2\overline{OE}$ ) are supplied by  $V_{CCA}$ .


## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (48)	12.50 mm × 6.10 mm
SN74AVC16T245	TVSOP (48)	9.70 mm × 4.40 mm
5111 1110 1012 40	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram (Positive Logic)





To Seven Other Channels



## **Table of Contents**

1	Features 1	9	Detailed Description	13
2	Applications 1		9.1 Overview	13
3	Description 1		9.2 Functional Block Diagram	13
4	Revision History2		9.3 Feature Description	13
5	Description (continued)3		9.4 Device Functional Modes	14
6	Pin Configuration and Functions 4	10	Application and Implementation	15
7	Specifications5		10.1 Application Information	15
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	16
	7.2 ESD Ratings	11	Power Supply Recommendations	18
	7.3 Recommended Operating Conditions	12	Layout	18
	7.4 Thermal Information		12.1 Layout Guidelines	18
	7.5 Electrical Characteristics		12.2 Layout Example	19
	7.6 Switching Characteristics: V <sub>CCA</sub> = 1.2 V	13	Device and Documentation Support	20
	7.7 Switching Characteristics: V <sub>CCA</sub> = 1.5 V ± 0.1 V 8		13.1 Documentation Support	20
	7.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \dots 8$		13.2 Community Resources	20
	7.9 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 9$		13.3 Trademarks	20
	7.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}9$		13.4 Electrostatic Discharge Caution	20
	7.11 Operating Characteristics9		13.5 Glossary	20
	7.12 Typical Characteristics 10	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 12		Information	20

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (February 2015) to Revision E	Page
Updated Pin Functions Table.	4
Changes from Revision C (August 2005) to Revision D	Page
Added ESD Ratings table. Feature Description section. Device Functional Modes. Applications and the section of the sectio	plication and Implementation

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



## 5 Description (continued)

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, both ports are in the high-impedance state.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CCA}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Copyright © 2004–2015, Texas Instruments Incorporated




## 6 Pin Configuration and Functions

GQL or ZQL Package 56-Pin BGA MICROSTAR JUNIOR Top View



DGG or DGV Package 48-Pin TSSOP or TVSOP Top View



#### **Pin Functions**

	511.1			
	PIN			
NAME	TSSOP, TVSOP	BGA MICROSTAR	1/0	DESCRIPTION
1DIR, 2DIR	1, 24	A1, K1	I	Direction-control signal
1B1 to 1B8	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B1 to 2B8	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
GND	4, 10, 15, 21, 45, 39, 34, 28	B3, D3, G3, J3, J4, G4, D4, B4		Ground
$V_{CCB}$	7, 18	C3, H3	_	B-port supply voltage. 1.2 V ≤ V <sub>CCB</sub> ≤ 3.6 V
1 <del>OE</del> , 2 <del>OE</del>	48, 25	A6, K6		Tri-State output-mode enables. Pull $\overline{\rm OE}$ high to place all outputs in Tri-State mode. Referenced to V <sub>CCA</sub>
1A1 to 1A8	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A1 to 2A8	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
$V_{CCA}$	42, 31	C4, H4		A-port supply voltage. 1.2 V ≤ V <sub>CCB</sub> ≤ 3.6 V
N.C.	_	A2, A3, A4, A5, K2, K3, K4, K5	_	No internal connection

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CCA</sub> V <sub>CCB</sub>	Supply voltage		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
$V_{I}$	Input voltage (2)	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
.,	Voltage range applied to any output in the high-impedance or power-	A port	-0.5	4.6	
V <sub>O</sub>	off state <sup>(2)</sup>	B port	-0.5	4.6	V
.,	Valence recorded to any output in the high an law state (2)(3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CCA</sub> , V <sub>CCB</sub> , and GND			±100	mA
		DGG package		70	
$R_{\thetaJA}$	Package thermal impedance (4)	DGV package		58	°C/W
		GQL/ZQL package		42	
T <sub>J</sub>	Junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

#### 7.2 ESD Ratings

			VALUE	UNIT			
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±8000				
V <sub>(ESD)</sub>	Electrostatic discharge	rostatic discharge Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>					
		Machine model (A115-A)	±200				

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

Copyright © 2004–2015, Texas Instruments Incorporated

<sup>(2)</sup> The input voltage (V<sub>I</sub>) and output negative-voltage (V<sub>O</sub>) ratings may be exceeded if the input and output current ratings are observed.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.2	3.6	٧
V <sub>CCB</sub>	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		V <sub>CCI</sub> × 0.65		
$V_{IH}$	High-level input voltage	Data inputs <sup>(4)</sup>	1.95 V to 2.7 V		1.6		V
	input voitage		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			V <sub>CCI</sub> × 0.35	
$V_{IL}$	Low-level	Data inputs (4)	1.95 V to 2.7 V			0.7	V
input voltage			2.7 V to 3.6 V			0.8	
	High-level DIR (referenced to		1.2 V to 1.95 V		V <sub>CCA</sub> × 0.65		
$V_{IH}$			1.95 V to 2.7 V		1.6		V
	input voltage	V <sub>CCA</sub> ) <sup>(5)</sup>	2.7 V to 3.6 V		2		
		DIR	1.2 V to 1.95 V			V <sub>CCA</sub> × 0.35	
$V_{IL}$	Low-level input voltage	(referenced to	1.95 V to 2.7 V			0.7	V
	input voitage	V <sub>CCA</sub> ) <sup>(5)</sup>	2.7 V to 3.6 V			0.8	
V <sub>I</sub>	Input voltage				0	3.6	V
.,	0	Active state			0	V <sub>cco</sub>	.,
Vo	Output voltage	Tri-State			0	3.6	V
				1.2 V		-3	
				1.4 V to 1.6 V		-6	
I <sub>OH</sub>	High-level output	current		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.2 V		3	
				1.4 V to 1.6 V		6	
l <sub>OL</sub>	Low-level output	current		1.65 V to 1.95 V		8	mA
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δν	Input transition ris	se or fall rate				5	ns/V
T <sub>A</sub>	Operating free-air	temperature			-40	85	°C

- V<sub>CCI</sub> is the V<sub>CC</sub> associated with the data input port.
   V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
   All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.
   For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> x 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> x 0.3 V.
   For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> x 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> x 0.3 V.

## 7.4 Thermal Information

			SN74	IAVC16T245	
	THERMAL METRIC <sup>(1)</sup>	DGV (TVSOP)	DGG (TSSOP)	ZQL (BGA MICROSTAR JUNIOR)	UNIT
		48 PINS	48 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	82.5	69.9	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.2	23.9	16.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.1	36.6	30.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.7	1.7	0.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44.6	36.2	64.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (1)(2)

DAT	AMETER	TEST COM	OITIONS	V	V	T,	4 = 25°C		T <sub>A</sub> = -40°	C to 85°C		UNIT
PAR	RAMETER	TEST CONI	DITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		I <sub>OH</sub> = -100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V				V <sub>CCO</sub> - 0.2			
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95					
.,		I <sub>OH</sub> = -6 mA		1.4 V	1.4 V				1.05			V
V <sub>OH</sub>		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2			V
		I <sub>OH</sub> = -9 mA		2.3 V	2.3 V				1.75			
		I <sub>OH</sub> = -12 mA		3 V	3 V				2.3			
		I <sub>OL</sub> = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V						0.2	
		I <sub>OL</sub> = 3 mA		1.2 V	1.2 V		0.15					
\/		I <sub>OL</sub> = 6 mA	$V_I = V_{IL}$	1.4 V	1.4 V						0.35	V
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	$V_{\parallel} = V_{\parallel}$	1.65 V	1.65 V						0.45	V
		I <sub>OL</sub> = 9 mA		2.3 V	2.3 V						0.55	
		I <sub>OL</sub> = 12 mA		3 V	3 V						0.7	
I <sub>I</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GN	D	1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25			±1	μΑ
	A or B port	V ar V 0 to 2	6.1/	0 V	0 to 3.6 V		±0.1	±2.5			±5	
l <sub>off</sub>	A or B port	$V_I$ or $V_O = 0$ to 3	.b V	0 to 3.6 V	0 V		±0.5	±2.5			±5	μA
I <sub>OZ</sub> <sup>(3)</sup>	A or B port	$V_O = V_{CCO}$ or GN $V_I = V_{CCI}$ or GNI $\overline{OE} = V_{IH}$	ND, D,	3.6 V	3.6 V		±0.5	±2.5			±5	μA
				1.2 V to 3.6 V	1.2 V to 3.6 V						25	
$I_{CCA}$		$V_I = V_{CCI}$ or GNI $I_C = 0$	Ο,	0 V	3.6 V						<b>-</b> 5	μΑ
		.0 0		3.6 V	0 V						25	
			_	1.2 V to 3.6 V	1.2 V to 3.6 V						25	
$I_{CCB}$		$V_I = V_{CCI}$ or GNI $I_O = 0$	),	0 V	3.6 V						25	μΑ
		.0 5		3.6 V	0 V						<b>-</b> 5	
I <sub>CCA</sub> +	I <sub>CCB</sub>	$V_I = V_{CCI}$ or GNI $I_O = 0$	Ο,	1.2 V to 3.6 V	1.2 V to 3.6 V						45	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.3 V or GN	ID	3.3 V	3.3 V		3.5					pF
C <sub>io</sub>	A or B port	V <sub>O</sub> = 3.3 V or GI	ND	3.3 V	3.3 V		7					pF

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \hbox{(3)} & \text{For I/O ports, the parameter } I_{OZ} \text{ includes the input leakage current.} \\ \end{array}$ 



# 7.6 Switching Characteristics: V<sub>CCA</sub> = 1.2 V

over recommended operating free-air temperature range,  $V_{CCA} = 1.2 \text{ V}$  (see Figure 11)

PARAMETER	FROM	то	V <sub>CCB</sub> = 1.2	2 V	Vo	<sub>CCB</sub> = 1.5 \	^	Vc	<sub>CB</sub> = 1.8 V		Vcc	<sub>CB</sub> = 2.5 \	_	V <sub>CCB</sub> = 3.3 V			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>PLH</sub>	Α	В	4.1			3.3			3			2.8			3.2		ns
t <sub>PHL</sub>	A	Б	4.1			3.3			3			2.8			3.2		115
t <sub>PLH</sub>	В	Α	4.4			4			3.8			3.6			3.5		20
t <sub>PHL</sub>	Б	A	4.4			4			3.8			3.6			3.5		ns
t <sub>PZH</sub>	ŌĒ	А	6.4			6.4			6.4			6.4			6.4		ns
t <sub>PZL</sub>	OE	A	6.4	6.4 6.4		6.4			6.4			6.4		115			
t <sub>PZH</sub>	ŌĒ	В	6			4.6			4			3.4			3.2		ns
t <sub>PZL</sub>	OE	ь	6			4.6			4			3.4			3.2		115
t <sub>PHZ</sub>	ŌĒ	А	6.6			6.6			6.6			6.6			6.8		
t <sub>PLZ</sub>	OE	A	6.6			6.6			6.6			6.6			6.8		ns
t <sub>PHZ</sub>	ŌĒ	D	6			4.9			4.9			4.2			5.3		ns
t <sub>PLZ</sub>	OE	В	6			4.9			4.9			4.2			5.3		115

# 7.7 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$  (see Figure 11)

DADAMETER	FROM	то	V <sub>CCB</sub> =	1.2 V		V <sub>CCB</sub> =	= 1.5 V ± 0	).1 V	V <sub>CCB</sub> = 1.8	V ± 0.15 \	<b>v</b>	V <sub>CCB</sub> = 2	2.5 V ± 0	.2 V	V <sub>CCB</sub> =	3.3 V ± 0.	.3 V	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	MIN T	YP I	MAX	MIN	TYP	MAX	MIN	TYP N	ΙΑХ	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Α	В	;	3.6		0.5		6.2	0.5		5.2	0.5		4.1	0.5		3.7		
t <sub>PHL</sub>	А	В	;	3.6		0.5		6.2	0.5		5.2	0.5		4.1	0.5		3.7	ns	
t <sub>PLH</sub>	В	Α	;	3.3		0.5		6.2	0.5		5.9	0.5		5.6	0.5		5.5		
t <sub>PHL</sub>	ь	A	;	3.3		0.5		6.2	0.5		5.9	0.5		5.6	0.5		5.5	ns	
t <sub>PZH</sub>	<del>0-</del>	^	4	4.3		1		10.1	1	1	10.1	1		10.1	1		10.1		
t <sub>PZL</sub>	ŌĒ	A	•	4.3		1		10.1	1	1	10.1	1		10.1	1		10.1	ns	
t <sub>PZH</sub>	ŌĒ	В	÷	5.6		1		10.1	0.5		8.1	0.5		5.9	0.5		5.2	ns	
t <sub>PZL</sub>	OE	ь		5.6		1		10.1	0.5		8.1	0.5		5.9	0.5		5.2	115	
t <sub>PHZ</sub>	ŌĒ	Α	•	4.5		1.5		9.1	1.5		9.1	1.5		9.1	1.5		9.1		
t <sub>PLZ</sub>	OE	A	4	4.5		1.5		9.1	1.5		9.1	1.5		9.1	1.5		9.1	ns	
t <sub>PHZ</sub>	OF.	В	;	5.5		1.5		8.7	1.5		7.5	1		6.5	1		6.3	no	
t <sub>PLZ</sub>	ŌĒ	ŌĒ	В	ţ	5.5		1.5		8.7	1.5		7.5	1		6.5	1		6.3	ns

# 7.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (see Figure 11)

0.001.1000111	monace	a operatii		FROM TO V <sub>CCB</sub> = 1.2 V V <sub>CCB</sub> = 1.5 V ± 0.1 V V <sub>CCB</sub> = 2.5 V ± 0.2 V V <sub>CCB</sub> = 3.3 V ± 0.3 V														
PARAMETER	FROM	то	V <sub>cc</sub>	<sub>B</sub> = 1.2 V	1	V <sub>CCB</sub> =	1.5 V ± 0.	1 V	V <sub>CCB</sub> =	1.8 V ± 0.	15 V	V <sub>CCB</sub> = 2	2.5 V ± 0.	.2 V	$V_{CCB} = 3$	3.3 V ±	0.3 V	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
t <sub>PLH</sub>	Α	В		3.4		0.5		5.9	0.5		4.8	0.5		3.7	0.5		3.3	
t <sub>PHL</sub>	A	Б		3.4		0.5		5.9	0.5		4.8	0.5		3.7	0.5		3.3	ns
t <sub>PLH</sub>	В	A		3		0.5		5.2	0.5		4.8	0.5		4.5	0.5		4.4	ns
t <sub>PHL</sub>	ь	A		3		0.5		5.2	0.5		4.8	0.5		4.5	0.5		4.4	115
t <sub>PZH</sub>	ŌĒ	A		3.4		1		7.8	1		7.8	1		7.8	1		7.8	ns
t <sub>PZL</sub>	OE	A		3.4		1		7.8	1		7.8	1		7.8	1		7.8	115
t <sub>PZH</sub>	ŌĒ	В		5.4		1		9.2	0.5		7.4	0.5		5.3	0.5		4.5	no
t <sub>PZL</sub>	OE	ь		5.4		1		9.2	0.5		7.4	0.5		5.3	0.5		4.5	ns
t <sub>PHZ</sub>	ŌĒ	Α		4.2		1.5		7.7	1.5		7.7	1.5		7.7	1.5		7.7	
t <sub>PLZ</sub>	OE	A		4.2		1.5		7.7	1.5		7.7	1.5		7.7	1.5		7.7	ns
t <sub>PHZ</sub>	ŌĒ	В		5.2		1.5		8.4	1.5		7.1	1		5.9	1		5.7	no
t <sub>PLZ</sub>	OE.	, d		5.2		1.5		8.4	1.5		7.1	1		5.9	1		5.7	ns

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



# 7.9 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (see Figure 11)

	_		V 40V V 45V 04V								·																		
PARAMETER	FROM	то	V <sub>CCB</sub> = 1.2	2 V	V <sub>CCB</sub> = 1	1.5 V ± 0.1	ı v	V <sub>CCB</sub> =	1.8 V ± 0	.15 V	$V_{CCB} = 2$	2.5 V ± 0	).2 V	$V_{CCB} = 3$	3.3 V ±	0.3 V	UNIT												
PARAMETER	(INPUT)	(OUTPUT)	MIN TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT												
t <sub>PLH</sub>	Α	В	3.2		0.5		5.6	0.5		4.5	0.5		3.3	0.5		2.8	ns												
t <sub>PHL</sub>	A	Ь	3.2		0.5		5.6	0.5		4.5	0.5		3.3	0.5		2.8	115												
t <sub>PLH</sub>	В	Α	2.6		0.5		4.1	0.5		3.7	0.5		3.3	0.5		3.2													
t <sub>PHL</sub>	В	A	2.6		0.5		4.1	0.5		3.7	0.5		3.3	0.5		3.2	ns												
t <sub>PZH</sub>	ŌĒ	А	2.5		0.5		5.3	0.5		5.3	0.5		5.3	0.5		5.3	ns												
t <sub>PZL</sub>	OE	E A	2.5		0.5		5.3	0.5		5.3	0.5		5.3	0.5		5.3	115												
t <sub>PZH</sub>	ŌĒ	В	5.2		0.5		9.4	0.5		7.3	0.5		5.1	0.5		4.5	20												
t <sub>PZL</sub>	OE	В	5.2		0.5		9.4	0.5		7.3	0.5		5.1	0.5		4.5	ns												
t <sub>PHZ</sub>	<del>or</del>	۸	3		1		6.1	1		6.1	1		6.1	1		6.1													
t <sub>PLZ</sub>	OE.	ŌE A	3		1		6.1	1		6.1	1		6.1	1		6.1	ns												
t <sub>PHZ</sub>	ŌĒ	D	5		1		7.9	1		6.6	1		6.1	1		5.2	ns												
t <sub>PLZ</sub>		ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	В	В	В	В	В	В	В	В	5		1		7.9	1		6.6	1		6.1	1		5.2

## 7.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (see Figure 11)

PARAMETER	FROM	то	V <sub>CCB</sub>	= 1.2 V	,	V <sub>CCB</sub> =	1.5 V ± 0.1 V		V <sub>CCB</sub> = 1	.8 V ± 0.1	5 V	V <sub>CCB</sub> = 2	2.5 V ± 0	).2 V	V <sub>CCB</sub> = 3	3.3 V ± 0	.3 V	UNIT															
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP N	IAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP I	MAX	UNIT															
t <sub>PLH</sub>	Α	В		3.2		0.5		5.5	0.5		4.4	0.5		3.2	0.5		2.7	ns															
t <sub>PHL</sub>	A	ь		3.2		0.5		5.5	0.5		4.4	0.5		3.2	0.5		2.7	115															
t <sub>PLH</sub>	В	А		2.8		0.5		3.7	0.5		3.3	0.5		2.8	0.5		2.7	ns															
t <sub>PHL</sub>	ь	A .		2.8		0.5		3.7	0.5		3.3	0.5		2.8	0.5		2.7	115															
t <sub>PZH</sub>	ŌĒ	Α		2.2		0.5		4.3	0.5		4.2	0.5		4.1	0.5		4	20															
t <sub>PZL</sub>	OE	A		2.2		0.5		4.3	0.5		4.2	0.5		4.1	0.5		4	ns															
t <sub>PZH</sub>	ŌĒ	O.		5.1		0.5		9.3	0.5		7.2	0.5		4.9	0.5		4	ns															
t <sub>PZL</sub>	OE	UE	UE	OE	В	В	В	В	В	В	В	В	В	В	В	В	В		5.1		0.5		9.3	0.5		7.2	0.5		4.9	0.5		4	115
t <sub>PHZ</sub>	ŌĒ	^		3.4		0.5		5	0.5		5	0.5		5	0.5		5	20															
t <sub>PLZ</sub>	OE	Α		3.4		0.5		5	0.5		5	0.5		5	0.5		5	ns															
t <sub>PHZ</sub>	OF	В		4.9		1		7.7	1		6.5	1		5.2	0.5		5																
t <sub>PLZ</sub>	ŌĒ	D		4.9		1		7.7	1		6.5	1		5.2	0.5		5	ns															

## 7.11 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

	DADAMETE	- n	TEST	V <sub>CCA</sub> =	V <sub>CCB</sub> =	1.2 V	V <sub>CCA</sub> =	V <sub>CCB</sub> = 1.5	5 V	V <sub>CCA</sub> =	V <sub>CCB</sub> = 1	.8 V	V <sub>CCA</sub>	= V <sub>CCB</sub> =	2.5 V	V <sub>CCA</sub> = 1	/ <sub>CCB</sub> = 3	3.3 V	UNIT
	PARAMETE	.K	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	A to B	Outputs enabled			1			1			1			1			2		
C (1)	Outputs disabled $C_L = 0$ , $f = 10 \text{ MHz}$			1			1		1			1			1		pF		
O <sub>pdA</sub> `		$t_r = t_f = 1 \text{ ns}$	13				13			14			15			16		рг	
			1		1				1			1			1				
	A to B	Outputs enabled			13			13			14			15			16		
C (1)	AIOB	Outputs disabled	$C_L = 0$ ,		1			1		1		1			1			pF	
C <sub>pdB</sub> <sup>(1)</sup>		Outputs enabled	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$		1			1			1			1			2		pΓ
	B to A	Outputs disabled			1			1			1			1			1		

Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035

Product Folder Links: SN74AVC16T245



## 7.12 Typical Characteristics

 $T_A = 25^{\circ}C$ 




Figure 1. Typical Propagation Delay  $t_{\text{PLH}}$  (A to B) vs Load Capacitance




Figure 2. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance




Figure 3. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 4. Typical Propagation Delay  $t_{\rm PHL}$  (A to B) vs Load Capacitance




Figure 5. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 6. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance



# **Typical Characteristics (continued)**






Figure 7. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 8. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance




Figure 9. Typical Propagation Delay  $t_{\rm PLH}$  (A to B) vs Load Capacitance





Figure 10. Typical Propagation Delay  $t_{\text{PHL}}$  (A to B) vs Load Capacitance

VCCA

CCA/2




## 8 Parameter Measurement Information




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 · V <sub>CCO</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>cco</sub>	CL	R <sub>L</sub>	V <sub>TP</sub>
1.2 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	<b>2 k</b> Ω	0.3 V



V<sub>CCA</sub>/2



Output Control

(low-level

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \ge 1 V/ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- F. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- G.  $V_{\text{CCO}}$  is the  $V_{\text{CC}}$  associated with the output port.

Figure 11. Load Circuit and Voltage Waveforms



## 9 Detailed Description


#### 9.1 Overview

The SN74AVC16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and  $\overline{OE}$ ) are supported by  $V_{CCA}$  and pins B are supported by  $V_{CCB}$ . The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when  $\overline{OE}$  is set to low. When  $\overline{OE}$  is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I<sub>off</sub>).

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, both ports are put in a high-impedance state.

## 9.2 Functional Block Diagram



#### 9.3 Feature Description

# 9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage from 1.2 V to 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

## 9.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I<sub>off</sub>). The I<sub>off</sub> circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

#### 9.3.3 V<sub>CC</sub> Isolation

The  $V_{CC}$  isolation feature ensures that if either  $V_{CCA}$  or  $V_{CCB}$  are at GND, both ports will be in a high-impedance state ( $I_{OZ}$  shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.

Copyright © 2004–2015, Texas Instruments Incorporated



#### 9.4 Device Functional Modes

The SN74AVC16T245 is a voltage level translator that can operate from 1.2 V to 3.6 V ( $V_{CCA}$ ) and 1.2 V to 3.6 V ( $V_{CCB}$ ). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When  $\overline{OE}$  is low and DIR is high, data transmission is from A to B. When  $\overline{OE}$  is low and DIR is low, data transmission is from B to A. When  $\overline{OE}$  is high, both output ports will be high-impedance.

Table 1. Functions Table<sup>(1)</sup>

CONTROL	LINPUTS	OUTPUT C	IRCUITS	ODEDATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Х	Hi-Z	Hi-Z	Isolation

<sup>(1)</sup> Input circuits of the data I/Os always are active.



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The SN74AVC16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVC16T245 device is ideal for data transmission where direction is different for each channel.

#### 10.1.1 Enable Times

Calculate the enable times for the SN74AVC16T45 using the following formulas:

$$t_{PZH}$$
 (DIR to A) =  $t_{PLZ}$  (DIR to B) +  $t_{PLH}$  (B to A) (1)

$$t_{PZL}$$
 (DIR to A) =  $t_{PHZ}$  (DIR to B) +  $t_{PHL}$  (B to A) (2)

$$t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)$$

$$t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)$$
(3)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC16T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

Product Folder Links: SN74AVC16T245



#### 10.2 Typical Application




Figure 12. Typical Application Schematic

## 10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.2 V to 3.6 V



## 10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

## 10.2.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVC16T245 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low the value must be less than the  $V_{IL}$  of the input port.

## 10.2.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVC16T245 device is driving to determine the output voltage range.

## 10.2.3 Application Curve




Figure 13. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

Submit Documentation Feedback Copyright © 2004-2015, Texas Instruments Incorporated



## 11 Power Supply Recommendations

The SN74AVC16T245 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ . VCCA accepts any supply voltage from 1.2 V to 3.6 V and  $V_{CCB}$  accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$ , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable  $\overline{OE}$  input circuit is designed so that it is supplied by  $V_{CCA}$  and when the  $\overline{OE}$  input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the  $\overline{OE}$  input pin must be tied to  $V_{CCA}$  through a pullup resistor and must not be enabled until  $V_{CCA}$  are fully ramped and stable. The minimum value of the pullup resistor to  $V_{CCA}$  is determined by the current-sinking capability of the driver.

## 12 Layout

#### 12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.



## 12.2 Layout Example






Figure 14. Recommended Layout Example



## 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

## 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AVC16T245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
74AVC16T245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
74AVC16T245DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples
AVC16T245DGGR-D	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples
SN74AVC16T245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AVC16T245:

Automotive: SN74AVC16T245-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Mar-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16T245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16T245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AVC16T245ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 3-Mar-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16T245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16T245DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AVC16T245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



PLASTIC BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.