













SN74AVC32T245

SCES553F-MAY 2004-REVISED JULY 2015

SN74AVC32T245 32-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation, Level-Shifting, and Tri-State Outputs

Features

- Member of the Texas Instruments Widebus+™
- Control Inputs VIH/VIL Levels Referenced to VCCA Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, Both Ports are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over Full 1.2 V to 3.6 V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- 4.6 V Tolerant I/Os
- Max Data Rates
 - 380 Mbps (1.8 V to 3.3 V Level-Shifting)
 - 200 Mbps (< 1.8 V to 3.3 V Level-Shifting)
 - 200 Mbps (Translate to 2.5 V or 1.8 V)
 - 150 Mbps (Translate to 1.5 V)
 - 100 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 4000 V Human-Body Model (A114-A)
 - 200 V Machine Model (A115-A)
 - 1000 V Charged-Device Model (C101)

Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

Description

This 32-bit noninverting bus transceiver uses two separate, configurable power-supply rails. The SN74AVC32T245 device is optimized to operate with $V_{\text{CCA}}/V_{\text{CCB}}$ set from 1.4 V to 3.6 V. It is operational with $V_{\text{CCA}}\!/\!V_{\text{CCB}}$ as low as 1.2 V. The A port is designed to track V_{CCA} . V_{CCA} and accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} and accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2 V, 1.5V, 1.8 V, 2.5 V, and 3.3 V voltage nodes.

The SN74AVC32T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the outputs so the buses are effectively isolated.

The SN74AVC32T245 is designed so that the control pins (1DIR, 2DIR, 3DIR, 4DIR, 1OE, 2OE, 3OE, and $4\overline{OE}$) are supplied by V_{CCA} .

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the highimpedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|---------------|------------------------------|--------------------|
| | LFBGA (96) | 13.50 mm × 5.50 mm |
| SN74AVC32T245 | BGA MICROSTAR JUNIOR (96) | 8.50 mm × 3.50 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram






Table of Contents

| 1 | Features 1 | | 8.1 Overview | 15 |
|---|---|----|--------------------------------------|----|
| 2 | Applications 1 | | 8.2 Functional Block Diagram | 15 |
| 3 | Description 1 | | 8.3 Feature Description | 15 |
| 4 | Revision History2 | | 8.4 Device Functional Modes | 16 |
| 5 | Pin Configuration and Functions | 9 | Application and Implementation | 17 |
| 6 | Specifications6 | | 9.1 Application Information | 17 |
| U | 6.1 Absolute Maximum Ratings | | 9.2 EnableTimes | 17 |
| | 6.2 ESD Ratings | | 9.3 Typical Application | 18 |
| | 6.3 Recommended Operating Conditions | 10 | Power Supply Recommendations | 20 |
| | 6.4 Thermal Information | 11 | Layout | 20 |
| | 6.5 Electrical Characteristics | | 11.1 Layout Guidelines | |
| | 6.6 Switching Characteristics: V _{CCA} = 1.2 V | | 11.2 Layout Example | |
| | 6.7 Switching Characteristics: V _{CCA} = 1.5 V ± 0.1 V 9 | 12 | Device and Documentation Support | 21 |
| | 6.8 Switching Characteristics: V _{CCA} = 1.8 V ± 0.17 V 10 | | 12.1 Documentation Support | |
| | 6.9 Switching Characteristics: V _{CCA} = 1.5 V ± 0.15 V 10 | | 12.2 Community Resources | |
| | 6.10 Switching Characteristics: $V_{CCA} = 2.3 \text{ V} \pm 0.2 \text{ V} \dots 10^{-1}$ | | 12.3 Trademarks | |
| | 6.11 Operating Characteristics | | 12.4 Electrostatic Discharge Caution | |
| | 6.12 Typical Characteristics | | 12.5 Glossary | |
| 7 | Parameter Measurement Information | 13 | Mechanical, Packaging, and Orderable | |
| - | | | Information | 21 |
| 8 | Detailed Description 15 | | | |

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (August 2007) to Revision F

Page



5 Pin Configuration and Functions






Table 1. Pin Assignments

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|-----|------------------|------------------|-----|-----|
| Α | 1B2 | 1B1 | 1DIR | 1 OE | 1A1 | 1A2 |
| В | 1B4 | 1B3 | GND | GND | 1A3 | 1A4 |
| С | 1B6 | 1B5 | V _{CCB} | V _{CCA} | 1A5 | 1A6 |
| D | 1B8 | 1B7 | GND | GND | 1A7 | 1A8 |
| E | 2B2 | 2B1 | GND | GND | 2A1 | 2A2 |
| F | 2B4 | 2B3 | V _{CCB} | V _{CCA} | 2A3 | 2A4 |
| G | 2B6 | 2B5 | GND | GND | 2A5 | 2A6 |
| Н | 2B7 | 2B8 | 2DIR | 2 OE | 2A8 | 2A7 |
| J | 3B2 | 3B1 | 3DIR | 3 OE | 3A1 | 3A2 |
| K | 3B4 | 3B3 | GND | GND | 3A3 | 3A4 |
| L | 3B6 | 3B5 | V _{CCB} | V _{CCA} | 3A5 | 3A6 |
| M | 3B8 | 3B7 | GND | GND | 3A7 | 3A8 |
| N | 4B2 | 4B1 | GND | GND | 4A1 | 4A2 |
| Р | 4B4 | 4B3 | V _{CCB} | V _{CCA} | 4A3 | 4A4 |
| R | 4B6 | 4B5 | GND | GND | 4A5 | 4A6 |
| T | 4B7 | 4B8 | 4DIR | 4 OE | 4A8 | 4A7 |

Copyright © 2004–2015, Texas Instruments Incorporated



Pin Functions

| | PIN | | Pin Functions |
|-----|------------------|--------------|--|
| NO. | NAME | - I/O | DESCRIPTION |
| A1 | 1B2 | Input/Output | Referenced to V _{CCB} |
| A2 | 1B1 | Input/Output | Referenced to V _{CCB} |
| А3 | 1DIR | Input | Direction-control signal |
| A4 | 1 OE | Input | Tri-State output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} |
| A5 | 1A1 | Input/Output | Referenced to V _{CCA} |
| A6 | 1A2 | Input/Output | Referenced to V _{CCA} |
| B1 | 1B4 | Input/Output | Referenced to V _{CCB} |
| B2 | 1B3 | Input/Output | Referenced to V _{CCB} |
| В3 | GND | _ | Ground |
| B4 | GND | _ | Ground |
| B5 | 1A3 | Input/Output | Referenced to V _{CCA} |
| B6 | 1A4 | Input/Output | Referenced to V _{CCA} |
| C1 | 1B6 | Input/Output | Referenced to V _{CCB} |
| C2 | 1B5 | Input/Output | Referenced to V _{CCB} |
| C3 | V _{CCB} | _ | B-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V |
| C4 | V _{CCA} | _ | A-port supply voltage. 1.2 V ≤ V _{CCA} ≤ 3.6 V |
| C5 | 1A5 | Input/Output | Referenced to V _{CCA} |
| C6 | 1A6 | Input/Output | Referenced to V _{CCA} |
| D1 | 1B8 | Input/Output | Referenced to V _{CCB} |
| D2 | 1B7 | Input/Output | Referenced to V _{CCB} |
| D3 | GND | _ | Ground |
| D4 | GND | _ | Ground |
| D5 | 1A7 | Input/Output | Referenced to V _{CCA} |
| D6 | 1A8 | Input/Output | Referenced to V _{CCA} |
| E1 | 2B2 | Input/Output | Referenced to V _{CCB} |
| E2 | 2B1 | Input/Output | Referenced to V _{CCB} |
| E3 | GND | _ | Ground |
| E4 | GND | _ | Ground |
| E5 | 2A1 | Input/Output | Referenced to V _{CCA} |
| E6 | 2A2 | Input/Output | Referenced to V _{CCA} |
| F1 | 2B4 | Input/Output | Referenced to V _{CCB} |
| F2 | 2B3 | Input/Output | Referenced to V _{CCB} |
| F3 | V_{CCB} | _ | B-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V |
| F4 | V _{CCA} | | A-port supply voltage. 1.2 V ≤ V _{CCA} ≤ 3.6 V |
| F5 | 2A3 | Input/Output | Referenced to V _{CCA} |
| F6 | 2A4 | Input/Output | Referenced to V _{CCA} |
| G1 | 2B6 | Input/Output | Referenced to V _{CCB} |
| G2 | 2B5 | Input/Output | Referenced to V _{CCB} |
| G3 | GND | _ | Ground |
| G4 | GND | _ | Ground |
| G5 | 2A5 | Input/Output | Referenced to V _{CCA} |
| G6 | 2A6 | Input/Output | Referenced to V _{CCA} |
| H1 | 2B7 | Input/Output | Referenced to V _{CCB} |
| H2 | 2B8 | Input/Output | Referenced to V _{CCB} |
| НЗ | 2DIR | Input | Direction-control signal |



Pin Functions (continued)

| PIN I/O | | | |
|---------|------------------|--------------|--|
| NO. | NAME | 1/0 | DESCRIPTION |
| H4 | 2 OE | Input | Tri-State output-mode enables. Pull $\overline{\sf OE}$ high to place all outputs in Tri-State mode. Referenced to $V_{\sf CCA}$ |
| H5 | 2A8 | Input/Output | Referenced to V _{CCA} |
| H6 | 2A7 | Input/Output | Referenced to V _{CCA} |
| J1 | 3B2 | Input/Output | Referenced to V _{CCB} |
| J2 | 3B1 | Input/Output | Referenced to V _{CCB} |
| J3 | 3DIR | Input | Direction-control signal |
| J4 | 3 OE | Input | Tri-State output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} |
| J5 | 3A1 | Input/Output | Referenced to V _{CCA} |
| J6 | 3A2 | Input/Output | Referenced to V _{CCA} |
| K1 | 3B4 | Input/Output | Referenced to V _{CCB} |
| K2 | 3B3 | Input/Output | Referenced to V _{CCB} |
| K3 | GND | _ | Ground |
| K4 | GND | _ | Ground |
| K5 | 3A3 | Input/Output | Referenced to V _{CCA} |
| K6 | 3A4 | Input/Output | Referenced to V _{CCA} |
| L1 | 3B6 | Input/Output | Referenced to V _{CCB} |
| L2 | 3B5 | Input/Output | Referenced to V _{CCB} |
| L3 | V _{CCB} | _ | B-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V |
| L4 | V _{CCA} | _ | A-port supply voltage. 1.2 V ≤ V _{CCA} ≤ 3.6 V |
| L5 | 3A5 | Input/Output | Referenced to V _{CCA} |
| L6 | 3A6 | Input/Output | Referenced to V _{CCA} |
| M1 | 3B8 | Input/Output | Referenced to V _{CCB} |
| M2 | 3B7 | Input/Output | Referenced to V _{CCB} |
| МЗ | GND | _ | Ground |
| M4 | GND | _ | Ground |
| M5 | 3A7 | Input/Output | Referenced to V _{CCA} |
| M6 | 3A8 | Input/Output | Referenced to V _{CCA} |
| N1 | 4B2 | Input/Output | Referenced to V _{CCB} |
| N2 | 4B1 | Input/Output | Referenced to V _{CCB} |
| N3 | GND | _ | Ground |
| N4 | GND | _ | Ground |
| N5 | 4A1 | Input/Output | Referenced to V _{CCA} |
| N6 | 4A2 | Input/Output | Referenced to V _{CCA} |
| P1 | 4B4 | Input/Output | Referenced to V _{CCB} |
| P2 | 4B3 | Input/Output | Referenced to V _{CCB} |
| P3 | V _{CCB} | _ | A-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V |
| P4 | V _{CCA} | | A-port supply voltage. 1.2 V ≤ V _{CCA} ≤ 3.6 V |
| P5 | 4A3 | Input/Output | Referenced to V _{CCA} |
| P6 | 4A4 | Input/Output | Referenced to V _{CCA} |
| R1 | 4B6 | Input/Output | Referenced to V _{CCB} |
| R2 | 4B5 | Input/Output | Referenced to V _{CCB} |
| R3 | GND | | Ground |
| R4 | GND | _ | Ground |
| R5 | 4A5 | Input/Output | Referenced to V _{CCA} |
| R6 | 4A6 | Input/Output | Referenced to V _{CCA} |



Pin Functions (continued)

| PIN | | 1/0 | DESCRIPTION |
|-----|-----------------|--------------|--|
| NO. | NAME | 1/0 | DESCRIPTION |
| T1 | 4B7 | Input/Output | Referenced to V _{CCB} |
| T2 | 4B8 | Input/Output | Referenced to V _{CCB} |
| T3 | 4DIR | Input | Direction-control signal |
| T4 | 4 OE | Input | Tri-State output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} |
| T5 | 4A8 | Input/Output | Referenced to V _{CCA} |
| T6 | 4A7 | Input/Output | Referenced to V _{CCA} |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|---|---|--------------------|------|------------------------|------|
| V_{CCA} | Supply voltage | | -0.5 | 4.6 | V |
| | | I/O ports (A port) | -0.5 | 4.6 | |
| V_{I} | Input voltage ⁽²⁾ | I/O ports (B port) | -0.5 | 4.6 | V |
| Vo. Voltage applied to any output in the high-impedance or power-off state ⁽²⁾ | Control inputs | -0.5 | 4.6 | | |
| V _O | Voltage applied to any output in the high impedance or never off state (2) | A port | -0.5 | 4.6 | V |
| | voltage applied to any output in the high-impedance of power-on state | B port | -0.5 | 4.6 | V |
| \/ | Voltage range applied to any output in the high ar law state (2) (3) | A port | -0.5 | V _{CCA} + 0.5 | V |
| Vo | Voltage range applied to any output in the high or low state (2) (3) | B port | -0.5 | V _{CCB} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through each V _{CCA} , V _{CCB} , and GND | | | ±100 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±8000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

See (1) (2) (3)

| | | | V _{cci} | V _{cco} | MIN | MAX | UNIT |
|------------------|-------------------------------|--|------------------|------------------|-------------------------|-----------------------|------|
| V _{CCA} | Supply voltage | | | | 1.2 | 3.6 | V |
| V _{CCB} | Supply voltage | | | | 1.2 | 3.6 | V |
| | | | 1.2 V to 1.95 V | | V _{CCI} × 0.65 | | |
| V_{IH} | High-level input voltage | Data inputs (4) | 1.95 V to 2.7 V | | 1.6 | | V |
| | | | 2.7 V to 3.6 V | | 2 | | |
| | | | 1.2 V to 1.95 V | | | $V_{CCI} \times 0.35$ | |
| V_{IL} | Low-level input voltage | Data inputs ⁽⁴⁾ | 1.95 V to 2.7 V | | | 0.7 | V |
| | | | 2.7 V to 3.6 V | | | 0.8 | |
| | | | 1.2 V to 1.95 V | | V _{CCA} × 0.65 | | |
| V_{IH} | High-level input voltage | DIR (referenced to V _{CCA}) ⁽⁵⁾ | 1.95 V to 2.7 V | | 1.6 | | V |
| | | (referenced to VCCA) | 2.7 V to 3.6 V | | 2 | | |
| | Low-level input voltage | | 1.2 V to 1.95 V | | | $V_{CCA} \times 0.35$ | |
| V_{IL} | | P DIR (referenced to V _{CCA}) ⁽⁵⁾ | 1.95 V to 2.7 V | | | 0.7 | V |
| | | | 2.7 V to 3.6 V | | | 0.8 | |
| VI | Input voltage | | | | 0 | 3.6 | V |
| \/ | Output valtage | Active state | | | 0 | V _{cco} | V |
| V _O | Output voltage | 3-state | | | 0 | 3.6 | V |
| | | | | 1.2 V | | -3 | |
| | | | | 1.4 V to 1.6 V | | -6 | |
| I_{OH} | High-level output current | | | 1.65 V to 1.95 V | | -8 | mA |
| | | | | 2.3 V to 2.7 V | | -9 | |
| | | | | 3 V to 3.6 V | | -12 | |
| | | | | 1.2 V | | 3 | |
| | | | | 1.4 V to 1.6 V | | 6 | |
| I_{OL} | Low-level output current | | | 1.65 V to 1.95 V | | 8 | mA |
| | | | | 2.3 V to 2.7 V | | 9 | |
| | | | | 3 V to 3.6 V | | 12 | |
| Δt/Δν | Input transition rise or fall | rate | | | | 5 | ns/V |
| T _A | Operating free-air temper | ature | | | -40 | 85 | °C |

- V_{CCI} is the V_{CC} associated with the data input port. V_{CCO} is the V_{CC} associated with the output port. All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
- For V_{CCI} values not specified in the data sheet, V_{IH} min = $V_{CCI} \times 0.7$ V, V_{IL} max = $V_{CCI} \times 0.3$ V. For V_{CCI} values not specified in the data sheet, V_{IH} min = $V_{CCA} \times 0.7$ V, V_{IL} max = $V_{CCA} \times 0.3$ V.

6.4 Thermal Information

| | | SN74A\ | SN74AVC32T245 | | | |
|----------------------|--|--------------------|------------------------------|------|--|--|
| | THERMAL METRIC ⁽¹⁾ | GKE/ZKE (LFBGA) | ZRL (MICROSTAR JUNIOR) | UNIT | | |
| | | 96 PINS | 96 PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 70.7 | 105.8 | °C/W | | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 34.0 | 1.6 | °C/W | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 43.5 | 10.8 | °C/W | | |
| ΨЈТ | Junction-to-top characterization parameter | 3.5 | 3.1 | °C/W | | |
| ΨЈВ | Junction-to-board characterization parameter | 43.5 | 10.8 | °C/W | | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (1) (2)

| DAD | AMETER | TECT CONDIT | TONO | ., | v | T, | _A = 25°C | | -40°C TO 85 | °C | UNIT |
|---------------------|--------------------------|--|---------------------------------------|------------------|------------------|-----|---------------------|-------|--------------------------|------|------|
| PAR | AMETER | TEST CONDIT | IONS | V _{CCA} | V _{CCB} | MIN | TYP | MAX | MIN | | UNII |
| | | I _{OH} = -100 μA | | 1.2 V to 3.6 V | 1.2 V to 3.6 V | | | | V _{CCO} – 0.2 V | | |
| | | $I_{OH} = -3 \text{ mA}$ | | 1.2 V | 1.2 V | | 0.95 | | | | |
| V _{OH} | | I _{OH} = -6 mA | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 1.4 V | 1.4 V | | | | 1.05 | | ., |
| | $I_{OH} = -8 \text{ mA}$ | $V_I = V_{IH}$ | 1.65 V | 1.65 V | | | | 1.2 | | V | |
| | | $I_{OH} = -9 \text{ mA}$ | | 2.3 V | 2.3 V | | | | 1.75 | | |
| | | I _{OH} = -12 mA | | 3 V | 3 V | | | | 2.3 | | |
| - | | I _{OL} = 100 μA | | 1.2 V to 3.6 V | 1.2 V to 3.6 V | | | | | 0.2 | |
| | | I _{OL} = 3 mA | | 1.2 V | 1.2 V | | 0.15 | | | | |
| | | I _{OL} = 6 mA | $V_I = V_{IL}$ | 1.4 V | 1.4 V | | | | | 0.35 | V |
| | | $I_{OL} = 8 \text{ mA}$ | VI = VIL | 1.65 V | 1.65 V | | | | | 0.45 | V |
| | | I _{OL} = 9 mA | | 2.3 V | 2.3 V | | | | | 0.55 | |
| | | I _{OL} = 12 mA | | 3 V | 3 V | | | | | 0.7 | |
| l _i | Control inputs | V _I = V _{CCA} or GND | | 1.2 V to 3.6 V | 1.2 V to 3.6 V | | ±0.025 | ±0.25 | | ±1 | μΑ |
| | A or B port | VV 04- 20V | | 0 V | 0 to 3.6 V | | ±0.1 | ±2.5 | | ±5 | |
| l _{off} | A or B port | $V_1 \text{ or } V_0 = 0 \text{ to } 3.6 \text{ V}$ | | 0 to 3.6 V | 0 V | | ±0.1 | ±2.5 | | ±5 | μА |
| l _{oz} (3) | A or B port | $V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND, $\overline{OE} = V_{IH}$ | | 3.6 V | 3.6 V | | ±0.5 | ±2.5 | | ±5 | μΑ |
| | | | | 1.2 V to 3.6 V | 1.2 V to 3.6 V | | | | | 50 | |
| Icca | | $V_I = V_{CCI}$ or GND, | $I_O = 0$ | 0 V | 3.6 V | | | | | -10 | μΑ |
| | | | | 3.6 V | 0 V | | | | | 50 | |
| | | | | 1.2 V to 3.6 V | 1.2 V to 3.6 V | | | | | 50 | |
| ССВ | | $V_I = V_{CCI}$ or GND, | $I_O = 0$ | 0 V | 3.6 V | | | | | 50 | μΑ |
| | | | | 3.6 V | 0 V | | | | | -10 | · |
| CCA + | I _{CCB} | $V_I = V_{CCI}$ or GND, | I _O = 0 | 1.2 V to 3.6 V | 1.2 V to 3.6 V | | | | | 90 | μA |
| Ci | Control inputs | V _I = 3.3 V or GND | | 3.3 V | 3.3 V | | 3.5 | | | | pF |
| C _{io} | A or B port | V _O = 3.3 V or GND | | 3.3 V | 3.3 V | | 7 | | | | pF |

 ⁽¹⁾ V_{CCO} is the V_{CC} associated with the output port.
 (2) V_{CCI} is the V_{CC} associated with the input port.
 (3) For I/O ports, the parameter I_{OZ} includes the input leakage current.



6.6 Switching Characteristics: V_{CCA} = 1.2 V

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V}$ (see Figure 11)

| PARAMETER | FROM | то | V _{CCB} = 1.2 V | $V_{CCB} = 1.5 V$ | V _{CCB} = 1.8 V | V _{CCB} = 2.5 V | V _{CCB} = 3.3 V | LINUT |
|------------------|---------|----------|--------------------------|-------------------|--------------------------|--------------------------|--------------------------|-------|
| PARAMETER | (INPUT) | (OUTPUT) | TYP | TYP | TYP | TYP | TYP | UNIT |
| t _{PLH} | Α | В | 4.1 | 3.3 | 3 | 2.8 | 3.2 | 20 |
| t _{PHL} | A | В | 4.1 | 3.3 | 3 | 2.8 | 3.2 | ns |
| t _{PLH} | Ъ | ^ | 4.4 | 4 | 3.8 | 3.6 | 3.5 | |
| t _{PHL} | В | Α | 4.4 | 4 | 3.8 | 3.6 | 3.5 | ns |
| t _{PZH} | ŌĒ | ^ | 6.4 | 6.4 | 6.4 | 6.4 | 6.4 | 20 |
| t_{PZL} | OE | Α | 6.4 | 6.4 | 6.4 | 6.4 | 6.4 | ns |
| t _{PZH} | ŌĒ | | 6 | 4.6 | 4 | 3.4 | 3.2 | |
| t _{PZL} | OE | В | 6 | 4.6 | 4 | 3.4 | 3.2 | ns |
| t _{PHZ} | ŌĒ | ^ | 6.6 | 6.6 | 6.6 | 6.6 | 6.8 | |
| t _{PLZ} | OE . | Α | 6.6 | 6.6 | 6.6 | 6.6 | 6.8 | ns |
| t _{PHZ} | ŌĒ | В | 6 | 4.9 | 4.9 | 4.2 | 5.3 | 20 |
| t _{PLZ} | OE. | В | 6 | 4.9 | 4.9 | 4.2 | 5.3 | ns |

6.7 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 11)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CCB} = 1.2 V | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.2 | | V _{CCB} = ± 0.3 | | UNIT |
|------------------|-----------------|----------------|--------------------------|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|--------|
| | (INFOT) | (OUTPUT) | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | Α | В | 3.6 | 0.5 | 6.2 | 0.5 | 5.2 | 0.5 | 4.1 | 0.5 | 3.7 | 20 |
| t _{PHL} | A | В | 3.6 | 0.5 | 6.2 | 0.5 | 5.2 | 0.5 | 4.1 | 0.5 | 3.7 | ns |
| t _{PLH} | В | А | 3.3 | 0.5 | 6.2 | 0.5 | 5.9 | 0.5 | 5.6 | 0.5 | 5.5 | 20 |
| t _{PHL} | Ь | A | 3.3 | 0.5 | 6.2 | 0.5 | 5.9 | 0.5 | 5.6 | 0.5 | 5.5 | ns |
| t _{PZH} | ŌĒ | А | 4.3 | 1 | 10.1 | 1 | 10.1 | 1 | 10.1 | 1 | 10.1 | 20 |
| t _{PZL} | OE | A | 4.3 | 1 | 10.1 | 1 | 10.1 | 1 | 10.1 | 1 | 10.1 | 0.1 ns |
| t _{PZH} | ŌĒ | В | 5.6 | 1 | 10.1 | 0.5 | 8.1 | 0.5 | 5.9 | 0.5 | 5.2 | 20 |
| t _{PZL} | OE | В | 5.6 | 1 | 10.1 | 0.5 | 8.1 | 0.5 | 5.9 | 0.5 | 5.2 | ns |
| t _{PHZ} | ŌĒ | ^ | 4.5 | 1.5 | 9.1 | 1.5 | 9.1 | 1.5 | 9.1 | 1.5 | 9.1 | 20 |
| t _{PLZ} | OE . | Α | 4.5 | 1.5 | 9.1 | 1.5 | 9.1 | 1.5 | 9.1 | 1.5 | 9.1 | ns |
| t _{PHZ} | ŌĒ | В | 5.5 | 1.5 | 8.7 | 1.5 | 7.5 | 1 | 6.5 | 1 | 6.3 | 20 |
| t _{PLZ} | UE | В | 5.5 | 1.5 | 8.7 | 1.5 | 7.5 | 1 | 6.5 | 1 | 6.3 | ns |

Copyright © 2004–2015, Texas Instruments Incorporated



6.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (see Figure 11)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CCB} = 1.2 V | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.1 | 1.8 V 5 V | V _{CCB} = ± 0.2 | | V _{CCB} = ± 0.3 | | UNIT | | | | |
|------------------|-----------------|----------------|--------------------------|--------------------------|-----|--------------------------|--------------|--------------------------|-----|--------------------------|-----|------|-----|-----|-----|----|
| | (INFOT) | (OUTPUT) | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | | | |
| t _{PLH} | А | В | 3.4 | 0.5 | 5.9 | 0.5 | 4.8 | 0.5 | 3.7 | 0.5 | 3.3 | 2 | | | | |
| t _{PHL} | A | В | 3.4 | 0.5 | 5.9 | 0.5 | 4.8 | 0.5 | 3.7 | 0.5 | 3.3 | ns | | | | |
| t _{PLH} | В | ^ | 3 | 0.5 | 5.2 | 0.5 | 4.8 | 0.5 | 4.5 | 0.5 | 4.4 | 9 | | | | |
| t _{PHL} | Ь | Α | 3 | 0.5 | 5.2 | 0.5 | 4.8 | 0.5 | 4.5 | 0.5 | 4.4 | ns | | | | |
| t _{PZH} | ŌĒ | Α | 3.4 | 1 | 7.8 | 1 | 7.8 | 1 | 7.8 | 1 | 7.8 | 9 | | | | |
| t _{PZL} | OE | A | 3.4 | 1 | 7.8 | 1 | 7.8 | 1 | 7.8 | 1 | 7.8 | ns | | | | |
| t _{PZH} | ŌĒ | В | 5.4 | 1 | 9.2 | 0.5 | 7.4 | 0.5 | 5.3 | 0.5 | 4.5 | 20 | | | | |
| t _{PZL} | OE | В | 5.4 | 1 | 9.2 | 0.5 | 7.4 | 0.5 | 5.3 | 0.5 | 4.5 | ns | | | | |
| t _{PHZ} | ŌĒ | ^ | 4.2 | 1.5 | 7.7 | 1.5 | 7.7 | 1.5 | 7.7 | 1.5 | 7.7 | 9 | | | | |
| t _{PLZ} | OE | Α | A | Α | A | Α - | 4.2 | 1.5 | 7.7 | 1.5 | 7.7 | 1.5 | 7.7 | 1.5 | 7.7 | ns |
| t _{PHZ} | ŌĒ | В | 5.2 | 1.5 | 8.4 | 1.5 | 7.1 | 1 | 5.9 | 1 | 5.7 | 20 | | | | |
| t _{PLZ} | OE | D | 5.2 | 1.5 | 8.4 | 1.5 | 7.1 | 1 | 5.9 | 1 | 5.7 | ns | | | | |

6.9 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 11)

| PARAMETER | FROM (INPUT) | TO | V _{CCB} = 1.2 V | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.2 | | V _{CCB} = ± 0.3 | | UNIT |
|------------------|-----------------|----------|--------------------------|--------------------------|-----|--------------------------|-----|--------------------------|-----|--------------------------|-----|--------|
| | (INPUT) | (OUTPUT) | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | А | В | 3.2 | 0.5 | 5.6 | 0.5 | 4.5 | 0.5 | 3.3 | 0.5 | 2.8 | |
| t _{PHL} | A | В | 3.2 | 0.5 | 5.6 | 0.5 | 4.5 | 0.5 | 3.3 | 0.5 | 2.8 | ns |
| t _{PLH} | В | Α | 2.6 | 0.5 | 4.1 | 0.5 | 3.7 | 0.5 | 3.3 | 0.5 | 3.2 | 20 |
| t _{PHL} | D | А | 2.6 | 0.5 | 4.1 | 0.5 | 3.7 | 0.5 | 3.3 | 0.5 | 3.2 | ns |
| t _{PZH} | ŌĒ | Α | 2.5 | 0.5 | 5.3 | 0.5 | 5.3 | 0.5 | 5.3 | 0.5 | 5.3 | 20 |
| t _{PZL} | OE | A | 2.5 | 0.5 | 5.3 | 0.5 | 5.3 | 0.5 | 5.3 | 0.5 | 5.3 | 5.3 ns |
| t _{PZH} | ŌĒ | В | 5.2 | 0.5 | 9.4 | 0.5 | 7.3 | 0.5 | 5.1 | 0.5 | 4.5 | 20 |
| t _{PZL} | OE | В | 5.2 | 0.5 | 9.4 | 0.5 | 7.3 | 0.5 | 5.1 | 0.5 | 4.5 | ns |
| t _{PHZ} | ŌĒ | Α | 3 | 1 | 6.1 | 1 | 6.1 | 1 | 6.1 | 1 | 6.1 | 20 |
| t _{PLZ} | OE . | А | 3 | 1 | 6.1 | 1 | 6.1 | 1 | 6.1 | 1 | 6.1 | ns |
| t _{PHZ} | ŌĒ | В | 5 | 1 | 7.9 | 1 | 6.6 | 1 | 6.1 | 1 | 5.2 | |
| t _{PLZ} | UE. | В | 5 | 1 | 7.9 | 1 | 6.6 | 1 | 6.1 | 1 | 5.2 | ns |



6.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 11)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CCB} = 1.2 V | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.1 | | V _{CCB} = ± 0.2 | | V _{CCB} = 3.3 V ± 0.3 V | | UNIT |
|------------------|-----------------|----------------|--------------------------|-----------------------------|-----|-----------------------------|-----|--------------------------|-----|-------------------------------------|-----|------|
| | (INPUT) | (001701) | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | А | В | 3.2 | 0.5 | 5.5 | 0.5 | 4.4 | 0.5 | 3.2 | 0.5 | 2.7 | |
| t _{PHL} | A | Ь | 3.2 | 0.5 | 5.5 | 0.5 | 4.4 | 0.5 | 3.2 | 0.5 | 2.7 | ns |
| t _{PLH} | В | Α | 2.8 | 0.5 | 3.7 | 0.5 | 3.3 | 0.5 | 2.8 | 0.5 | 2.7 | |
| t _{PHL} | Ь | A | 2.8 | 0.5 | 3.7 | 0.5 | 3.3 | 0.5 | 2.8 | 0.5 | 2.7 | ns |
| t _{PZH} | ŌĒ | Α | 2.2 | 0.5 | 4.3 | 0.5 | 4.2 | 0.5 | 4.1 | 0.5 | 4 | no |
| t_{PZL} | OE | A | 2.2 | 0.5 | 4.3 | 0.5 | 4.2 | 0.5 | 4.1 | 0.5 | 4 | ns |
| t _{PZH} | ŌĒ | В | 5.1 | 0.5 | 9.3 | 0.5 | 7.2 | 0.5 | 4.9 | 0.5 | 4 | |
| t_{PZL} | OE | В | 5.1 | 0.5 | 9.3 | 0.5 | 7.2 | 0.5 | 4.9 | 0.5 | 4 | ns |
| t _{PHZ} | ŌĒ | Α | 3.4 | 0.5 | 5 | 0.5 | 5 | 0.5 | 5 | 0.5 | 5 | |
| t _{PLZ} | OE | A | 3.4 | 0.5 | 5 | 0.5 | 5 | 0.5 | 5 | 0.5 | 5 | ns |
| t _{PHZ} | ŌĒ | В | 4.9 | 1 | 7.7 | 1 | 6.5 | 1 | 5.2 | 0.5 | 5 | no |
| t _{PLZ} | OE | В | 4.9 | 1 | 7.7 | 1 | 6.5 | 1 | 5.2 | 0.5 | 5 | ns |

6.11 Operating Characteristics

 $T_{\Lambda} = 25^{\circ}C$

| $I_A = 25^{\circ}$ | <u> </u> | | | | | | | | | |
|---------------------------------|----------|------------------|--|-----------------------------|---|---|-----------------------------|-------------------------------------|------|--|
| | PARAME | TER | TEST CONDITIONS | $V_{CCA} = V_{CCB} = 1.2 V$ | V _{CCA} = V _{CCB} = 1.5 V | V _{CCA} = V _{CCB} = 1.8 V | $V_{CCA} = V_{CCB} = 2.5 V$ | $V_{CCA} = V_{CCB} = 3.3 \text{ V}$ | UNIT | |
| | | | CONDITIONS | TYP | TYP | TYP | TYP | TYP | | |
| | A to B | Outputs enabled | | 1 | 1 | 1 | 1 | 2 | | |
| C _{pdA} (1) | | Outputs disabled | $C_L = 0,$ f = 10 MHz, | 1 | 1 | 1 | 1 | 1 | pF | |
| | B to A | Outputs enabled | $t_r = t_f = 1 \text{ ns}$ | 13 | 13 | 14 | 15 | 16 | ρi | |
| | | Outputs disabled | | 1 | 1 | 1 | 1 | 1 | | |
| | A to B | Outputs enabled | | 13 | 13 | 14 | 15 | 16 | | |
| C (1) | | Outputs disabled | $C_{L} = 0,$ | 1 | 1 | 1 | 1 | 1 | n.E | |
| C _{pdB} ⁽¹⁾ | B to A | Outputs enabled | f = 10 MHz, $t_r = t_f = 1 \text{ ns}$ | 1 | 1 | 1 | 1 | 2 | pF | |
| | D IO A | Outputs disabled | | 1 | 1 | 1 | 1 | 1 | | |

⁽¹⁾ Power dissipation capacitance per transceiver.. Refer to the TI application report, CMOS Power Consumption and C_{pd} Calculation. SCAA035


Table 2. Typical Total Static Power Consumption ($I_{CCA} + I_{CCB}$)

| V | | | LINUT | | | | |
|------------------|-----|-------|-------|-------|-------|-------|------|
| V _{CCB} | 0 V | 1.2 V | 1.5 V | 1.8 V | 2.5 V | 3.3 V | UNIT |
| 0 V | 0 | <1 | <1 | <1 | <1 | <1 | |
| 1.2 V | <1 | <2 | <2 | <2 | <2 | 2 | |
| 1.5 V | <1 | <2 | <2 | <2 | <2 | 2 | |
| 1.8 V | <1 | <2 | <2 | <2 | <2 | <2 | μΑ |
| 2.5 V | <1 | 2 | <2 | <2 | <2 | <2 | |
| 3.3 V | <1 | 2 | <2 | <2 | <2 | <2 | |

Copyright © 2004–2015, Texas Instruments Incorporated




6.12 Typical Characteristics






Typical Characteristics (continued)




VCCA





7 Parameter Measurement Information



| TEST | S1 |
|------------------------------------|-----------------------------|
| t _{pd} | Open |
| t _{PLZ} /t _{PZL} | $2 \times \mathbf{V_{CCO}}$ |
| t _{PHZ} /t _{PZH} | GND |








V_{CCA}/2

V_{CCA}/2



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Output

Control

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $dv/dt \geq$ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 11. Load Circuit and Voltage Waveforms



8 Detailed Description


8.1 Overview


The SN74AVC32T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB} . The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

8.2 Functional Block Diagram






3DIR J3

3A1 J5

To Seven Other Channels



Logic diagram (positive logic)

8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V which makes the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

Copyright © 2004–2015, Texas Instruments Incorporated



Feature Description (continued)

8.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

8.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ}). This prevents false logic levels from being presented to either bus.

8.4 Device Functional Modes

The SN74AVC32T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCA}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When \overline{OE} is low and DIR is high, data transmission is from A to B. When \overline{OE} is low and DIR is low, data transmission is from B to A. When \overline{OE} is high, both output ports will be high-impedance.

Table 3. Function Table Functions (Each 8-Bit Section)

| INP | UTS | ODEDATION |
|-----|-----|-----------------|
| ŌĒ | DIR | OPERATION |
| L | L | B data to A bus |
| L | Н | A data to B bus |
| Н | Х | Isolation |



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AVC32T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVC32T245 device is ideal for data transmission where direction is different for each channel.

9.2 EnableTimes

Calculate the enable times for the SN74AVC32T45 using the following formulas:

$$t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)$$

$$t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)$$

$$t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)$$

$$(3)$$

$$t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)$$
(4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC32T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

Copyright © 2004–2015, Texas Instruments Incorporated

Submit Documentation Feedback



9.3 Typical Application




Figure 12. Application Schematic

9.3.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 4.

Table 4. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|----------------------|----------------|
| Input voltage range | 1.2 V to 3.6 V |
| Output voltage range | 1.2 V to 3.6 V |



9.3.2 Detailed Design Procedure

To begin the design process, determine the following:

9.3.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVC32T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

9.3.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVC32T245 device is driving to determine the output voltage range.

9.3.3 Application Curve




Figure 13. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

Copyright © 2004–2015, Texas Instruments Incorporated



10 Power Supply Recommendations

The SN74AVC32T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . VCCA accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V and 3.3V voltage nodes.

The output-enable \overline{OE} input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors must be used on power supplies.
- Short trace lengths must be used to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals, depending on the system requirements.
- For detailed layout information, refer to 32-Bit Logic Families in LFBGA Packages SCEA014.

11.2 Layout Example




Figure 14. Ground Balls Are Connected Together Within The PCB



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

32-Bit Logic Families in LFBGA Packages: 96 and 114 Ball Low-Profile Fine-Pitch BGA Packages, SCEA014.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

Widebus+, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2004–2015, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

31-Aug-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|----------------------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74AVC32T245GKER | ACTIVE | LFBGA | GKE | 96 | 1000 | TBD | SNPB | Level-2-235C-1 YEAR | -40 to 85 | WY245 | Samples |
| SN74AVC32T245ZKER | ACTIVE | LFBGA | ZKE | 96 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | WY245 | Samples |
| SN74AVC32T245ZRLR | ACTIVE | BGA MICROSTAR JUNIOR | ZRL | 96 | 2500 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | WY245 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

31-Aug-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Aug-2016

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|----------------------------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AVC32T245GKER | LFBGA | GKE | 96 | 1000 | 330.0 | 24.4 | 5.7 | 13.7 | 2.0 | 8.0 | 24.0 | Q1 |
| SN74AVC32T245ZKER | LFBGA | ZKE | 96 | 1000 | 330.0 | 24.4 | 5.7 | 13.7 | 2.0 | 8.0 | 24.0 | Q1 |
| SN74AVC32T245ZRLR | BGA MI CROSTA R JUNI OR | ZRL | 96 | 2500 | 330.0 | 16.4 | 3.8 | 8.8 | 1.4 | 8.0 | 16.0 | Q1 |

www.ti.com 31-Aug-2016



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| SN74AVC32T245GKER | LFBGA | GKE | 96 | 1000 | 336.6 | 336.6 | 41.3 |
| SN74AVC32T245ZKER | LFBGA | ZKE | 96 | 1000 | 336.6 | 336.6 | 41.3 |
| SN74AVC32T245ZRLR | BGA MICROSTAR JUNIOR | ZRL | 96 | 2500 | 336.6 | 336.6 | 28.6 |

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



ZRL (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA package configuration.
- D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity