www.ti.com

SN74AVCA164245 16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES395B-JULY 2002-REVISED OCTOBER 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- DOC[™] Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ± 24 mA at 2.5-V V_{CC}
- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.4 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCA164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCA164245 is designed so that the control pins (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) are supplied by V_{CCA} .

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either V_{CC} input is at GND, then both ports are in the high-impedance state.

ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP - DGG	Tape and reel	SN74AVCA164245GR	AVCA164245
40°C to 95°C	TVSOP - DGV	Tape and reel	SN74AVCA164245VR	WA4245
–40°C to 85°C	VFBGA – GQL		SN74AVCA164245KR	WA 4245
	VFBGA – ZQL	Tape and reel	74AVCA164245ZQLR	WA4245

1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




TERMINAL ASSIGNMENTS

DGG OR DGV PACKAGE (TOP VIEW)



GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS(1)


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CCB}	V _{CCA}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	V _{CCB}	V_{CCA}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 OE

(1) NC - No internal connection

FUNCTION TABLE (EACH 8-BIT SECTION)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	Isolation

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DGV packages.



SCES395B-JULY 2002-REVISED OCTOBER 2005

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA} \ V_{CCB}$	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
V_{I}	Input voltage range (2)	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
V	Voltage range applied to any output	A port	-0.5	4.6	V
Vo	in the high-impedance or power-off state ⁽²⁾	B port	-0.5	4.6	V
M	Valta and an annual in the chine and a (2)(3)	A port	-0.5 V ₀	_{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5 V ₀	_{CCB} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
l _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance (4)	DGV package			°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCES395B-JULY 2002-REVISED OCTOBER 2005

Recommended Operating Conditions (1)(2)(3)

			V _{cci}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.4	3.6	V
V _{CCB}	Supply voltage				1.4	3.6	V
			1.4 V to 1.95 V		V _{CCI} × 0.65		
V_{IH}	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.7		V
	input voitage		2.7 V to 3.6 V		2		
			1.4 V to 1.95 V			$V_{CCI} \times 0.35$	
V_{IL}	Low-level input voltage	Data inputs	1.95 V to 2.7 V			0.7	V
	input voitage		2.7 V to 3.6 V			0.8	
·			1.4 V to 1.95 V		$V_{CCA} \times 0.65$		
V_{IH}	High-level input voltage	Control inputs (referenced to V _{CCA})	1.95 V to 2.7 V		1.7		V
	input voitage	(referenced to v _{CCA})	2.7 V to 3.6 V		2		
						$V_{CCA} \times 0.35$	
V_{IL}	Low-level input voltage	Control inputs (referenced to V _{CCA})	1.95 V to 2.7 V			0.7	V
		(referenced to v _{CCA})	2.7 V to 3.6 V			0.8	
VI	Input voltage				0	3.6	V
.,	Outract colleges	Active state			0	V _{cco}	V
V_{O}	Output voltage	3-state			0	3.6	V
		-		1.4 V to 1.6 V		-2	
				1.65 V to 1.95 V		-4	
Іон	High-level output cu	rrent		2.3 V to 2.7 V		-8	mA
				3 V to 3.6 V		-12	
				1.4 V to 1.6 V		2	
				1.65 V to 1.95 V		4	
l _{OL}	Low-level output cur	rrent		2.3 V to 2.7 V		8	mA
				3 V to 3.6 V		12	
Δt/Δν	Input transition rise	or fall rate				5	ns/V
T _A	Operating free-air te	emperature			-40	85	°C

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES395B-JULY 2002-REVISED OCTOBER 2005

Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	IDITIONS	V _{CCA}	V _{CCB}	MIN	TYP ⁽³⁾	MAX	UNIT
		$I_{OH} = -100 \mu A$,	$V_I = V_{IH}$	1.4 V to 3.6 V	1.4 V to 3.6 V	V _{CCO} - 0.2			
		$I_{OH} = -2 \text{ mA},$	$V_I = V_{IH}$	1.4 V	1.4 V	1.05			
V_{OH}		$I_{OH} = -4 \text{ mA},$	$V_I = V_{IH}$	1.65 V	1.65 V	1.2			V
		$I_{OH} = -8 \text{ mA},$	$V_I = V_{IH}$	2.3 V	2.3 V	1.75			
		$I_{OH} = -12 \text{ mA},$	$V_I = V_{IH}$	3 V	3 V	2.3			
		$I_{OH} = 100 \mu A$,	$V_I = V_{IL}$	1.4 V to 3.6 V	1.4 V to 3.6 V			0.2	
		$I_{OH} = 2 \text{ mA},$	$V_I = V_{IL}$	1.4 V	1.4 V			0.35	
V_{OL}			$V_I = V_{IL}$	1.65 V	1.65 V			0.45	V
			$V_I = V_{IL}$	2.3 V	2.3 V			0.55	
		$I_{OH} = 12 \text{ mA},$	$V_I = V_{IL}$	3 V	3 V			0.7	
I _I	Control inputs	$V_I = V_{CCA}$ or GND		1.4 V to 3.6 V	3.6 V			±2.5	μΑ
	A port	\\ or\\ \ 0 to 2 C \\		0 V	0 to 3.6 V			±10	
I _{off}	B port	V_I or $V_O = 0$ to 3.6 V		0 to 3.6 V	0 V			±10	μΑ
	A or B port		OE = V _{IH}	3.6 V	3.6 V		±	12.5	
$I_{OZ}^{(4)}$	B port	$V_O = V_{CCO}$ or GND, $V_I = V_{IH}$ or V_{IL}	OE = don't care	0 V	3.6 V		±	12.5	μΑ
	A port	VI - VIH OI VIL	OE = don't care	3.6 V	0 V		±	12.5	
				1.6 V	1.6 V			20	
				1.95 V	1.95 V			20	
		$V_I = V_{CCI}$ or GND,	1 - 0	2.7 V	2.7 V			30	
I _{CCA}		$v_1 = v_{CCI} \text{ or } GND,$	1 ₀ = 0	0 V	3.6 V			-40	μΑ
				3.6 V	0 V			40	
				3.6 V	3.6 V			40	
				1.6 V	1.6 V			20	
				1.95 V	1.95 V			20	
		$V_I = V_{CCI}$ or GND,	1 - 0	2.7 V	2.7 V			30	
I _{CCB}		VI = VCCI OI GIAD,	10 = 0	0 V	3.6 V			40	μΑ
				3.6 V	0 V			-40	
				3.6 V	3.6 V			40	
Ci	Control inputs	V _I = 3.3 V or GND		3.3 V	3.3 V		4		pF
C _{io}	A or B port	$V_O = 3.3 \text{ V or GND}$		3.3 V	3.3 V		5		pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \hbox{(3)} & \text{All typical values are at } T_A = 25^{\circ}\text{C.} \\ \hbox{(4)} & \text{For I/O ports, the parameter } I_{OZ} \text{ includes the input leakage current.} \\ \end{array}$

SCES395B-JULY 2002-REVISED OCTOBER 2005

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.5 V \pm 0.1 V (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
•	Α	В	1.7	6.7	1.9	6.3	1.8	5.5	1.7	5.8	20
t _{pd}	В	Α	1.8	6.8	2.2	7.4	2.1	7.6	2.1	7.3	ns
•	ŌĒ	Α	2.6	8.4	2.7	8.2	2.3	6.3	2.1	5.6	20
t _{en}	OE	В	2.7	8.6	3.2	10.2	3.2	10.8	3.2	10.7	ns
t _{dis} OE		Α	2.1	7	2.5	7	1.7	5.3	2	6.1	20
t _{dis}	UE -	В	2.1	7.1	2.5	7.1	2.1	6.5	2.1	6.4	ns

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT
	(INI OT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.7	6.4	1.8	6	1.7	4.7	1.6	4.3	20
t _{pd}	В	Α	1.4	5.5	1.8	6	1.8	5.8	1.8	5.5	ns
	ŌĒ	Α	2.5	8	2.7	7.8	2.2	5.8	2	5.1	20
t _{en}	OE	В	1.8	6.7	2.7	7.8	2.7	8.1	2.7	8.1	ns
4	t _{dis} OE		2.1	6.4	2.5	6.4	1.5	4.5	1.8	5	20
t _{dis}	OE .	В	2.1	6.6	2.5	6.4	2	5.5	2	5.5	ns

Switching Characteristics

over recommended operating free-air temperature range, $\rm V_{CCA}$ = 2.5 V \pm 0.2 V (see Figure 2)

PARAMETER	FROM	FROM TO (OUTPUT)		V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V	
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+	Α	В	1.6	6	1.8	5.6	1.5	4	1.4	3.4	20
t _{pd}	В	Α	1.3	4.6	1.7	4.4	1.5	4	1.4	3.7	ns
	ŌĒ	Α	2.6	7.4	2.7	7.2	2.2	5.3	2	4.5	20
t _{en}	OE	В	1.2	4.1	2.2	5.1	2.2	5.3	2.2	5.3	ns
	t _{dis} OE	А	2	5.7	2.3	5.7	1.4	3.7	1.6	4	20
t _{dis}	OE	В	0.9	4.5	1.7	4.5	1.4	3.7	1.4	3.7	ns



Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 3.3 V \pm 0.3 V (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0 .1		V _{CCB} = ± 0. 1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3	3.3 V 3 V	UNIT	
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
4	Α	В	1.5	5.9	1.7	5.4	1.5	3.7	1.4	3.1	5	
t _{pd}	В	A	1.3	4.5	1.6	3.8	1.5	3.3	1.4	3.1	ns	
4	ŌĒ	Α	2.5	7	2.6	6.9	2.1	5	1.9	4.1	5	
t _{en}	OE	В	0.8	2.6	1.9	4	2	4.1	1.9	4.1	ns	
t _{dis} OE		Α	1.2	5.4	2.2	5.2	1.2	3.3	1.5	3.6		
t _{dis}	OE .	В	1.2	5.4	1.7	4.4	1.5	3.6	1.5	3.6	ns	


Operating Characteristics

 V_{CCA} and V_{CCB} = 3.3 V, T_A = 25°C

	PARAMETER		TEST C	ONDITIONS	TYP	UNIT
	Power dissipation capacitance per transceiver,	Outputs enabled			14	
	A-port input, B-port output	Outputs disabled	0 0	f 40 MH-	7	
C _{pdA}	Power dissipation capacitance per transceiver,	Outputs enabled	$C_L = 0$,	f = 10 MHz	20	pF
	B-port input, A-port output	Outputs disabled			7	
	Power dissipation capacitance per transceiver,	Outputs enabled			14	
	A-port input, B-port output	Outputs disabled	0 0	f 40 MH-	7	
C _{pdB}	Power dissipation capacitance per transceiver,	Outputs enabled	$C_L = 0$,	f = 10 MHz	20	pF
	B-port input, A-port output	Outputs disabled			7	

OUTPUT DESCRIPTION

The DOCTM circuitry is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.







Figure 1. Output Voltage vs Output Current

ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

PROPAGATION DELAY TIMES

Figure 2. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS

17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AVCA164245GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVCA164245	Samples
74AVCA164245GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVCA164245	Samples
74AVCA164245VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WA4245	Samples
74AVCA164245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	WA4245	Samples
SN74AVCA164245GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVCA164245	Samples
SN74AVCA164245VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WA4245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AVCA164245ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74AVCA164245GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVCA164245VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AVCA164245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6
SN74AVCA164245GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVCA164245VR	TVSOP	DGV	48	2000	367.0	367.0	38.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.