SCDS028M - JULY 1995 - REVISED SEPTEMBER 2003

	SCDS028M – JULY	' 1995 – REVISED SE
 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR (TOP)	
 5-Ω Switch Connection Between Two Ports 		
TTL-Compatible Input Levels	NC [] 1 ~ 1A1 [] 2	56 1 <u>0E</u> 55 20E
	1A1 [] 2 1A2 [] 3	54 1B1
description/ordering information	1A2 [3 1A3 [4	53 1B2
	1A3 [] 4 1A4 [] 5	52] 1B3
The SN74CBT16211A provides 24 bits of	1A4 L 0 1A5 L 6	51 1B3
high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows	1A6 [] 7	50] 1B5
connections to be made with minimal propagation	GND 8	49 GND
delay.	1A7 [] 9	48] 1B6
	1A8 🚺 10	47 1B7
The device operates as a dual 12-bit bus switch or	1A9 🚺 11	46 🛛 1B8
single 24-bit bus switch. When $1\overline{OE}$ is low, 1A is	1A10 🛛 12	45] 1B9
connected to 1B. When 2OE is low, 2A is connected to 2B.	1A11 [13	44] 1B10
	1A12 🛛 ¹⁴	43] 1B11
	2A1 🛛 15	42 1 B12
	2A2 🛛 16	41 2 2B1
	V _{CC} [] 17	40 2B2
	2A3 🛛 18	39 2B3
	GND [] 19	38 GND
	2A4 20	37 2B4
	2A5 21	36 2B5
	2A6 22	35 2B6
	2A7 23	34 2B7
	2A8 🛛 24	33 2B8

NC - No internal connection

32 2B9

31 2B10

30 2B11

29 2B12

2A9 25

2A10 26

2A11 27

2A12 🛛 28

ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74CBT16211ADL	007400444
	SSOP – DL	Tape and reel	SN74CBT16211ADLR	CBT16211A
4000 to 0500	TSSOP – DGG	Tape and reel	SN74CBT16211ADGGR	CBT16211A
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74CBT16211ADGVR	CY211A
	VFBGA – GQL	Tana and real	SN74CBT16211AGQLR	CY211A
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74CBT16211AZQLR	GIZIIA

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74CBT16211A 24-BIT FET BUS SWITCH

SCDS028M - JULY 1995 - REVISED SEPTEMBER 2003

		GQL OR ZQL PACKAGE (TOP VIEW)									
		1	2	3	4	5	6	_			
A	$\left(\right)$	С	\bigcirc	\bigcirc	С	\bigcirc	\bigcirc				
в		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				
Е		\bigcirc	\bigcirc			\bigcirc	\bigcirc				
F		\bigcirc	\bigcirc			\bigcirc	\bigcirc				
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				
J		\bigcirc	\bigcirc	\bigcirc	С	\bigcirc	\bigcirc				
κ		С	С	\bigcirc	С	С	\bigcirc				
	~										

terminal assignments


	1	2	3	4	5	6
Α	1A2	1A1	NC	1 <mark>OE</mark>	2 <mark>0E</mark>	1B1
в	1A5	1A4	1A3	1B2	1B3	1B4
С	1A7	GND	1A6	1B5	GND	1B6
D	1A10	1A8	1A9	1B8	1B7	1B9
Е	1A12	1A11			1B10	1B11
F	2A1	2A2		_	2B1	1B12
G	VCC	GND	2A3	2B3	GND	2B2
н	2A4	2A5	2A6	2B6	2B5	2B4
J	2A7	2A8	2A9	2B9	2B8	2B7
κ	2A10	2A11	2A12	2B12	2B11	2B10

NC – No internal connection

FUNCTION TABLE (each 12-bit bus switch)

-											
INP	UTS	INPUTS/OUTPUTS									
1 <mark>0E</mark>	2OE	1A, 1B	2A, 2B								
L	L	1A = 1B	2A = 2B								
L	Н	1A = 1B	Z								
н	L	Z	2A = 2B								
н	н	Z	Z								

logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, and DL packages.



SN74CBT16211A 24-BIT FET BUS SWITCH

SCDS028M - JULY 1995 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		. –0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I_{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
	GQL/ZQL package	42°C/W
Storage temperature range, T _{stg}		

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER		TEST CONDITION	ONS	MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	lj = -18 mA				-1.2	V
ь. -		$V_{CC} = 0 V,$	V _I = 5.5 V				10	A
η		V _{CC} = 5.5 V,	$V_I = 5.5 \text{ V or GND}$				±1	μA
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			3	μΑ
∆ICC§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0				3		pF
Cio(off)		V _O = 3 V or 0,	$\overline{OE} = V_{CC}$			5.5		pF
		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V _I = 2.4 V,	lı = 15 mA		14	20	
ron¶			N/ 0	lj = 64 mA		5	7	Ω
		V _{CC} = 4.5 V	$V_{I} = 0$	l _l = 30 mA		5	7	
			V _I = 2.4 V,	lı = 15 mA		8	12	

[‡] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.




SCDS028M - JULY 1995 - REVISED SEPTEMBER 2003

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 4 V	¥ = V _{CC} = ک ± 0.5	UNIT	
	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	
t _{pd} †	A or B	B or A	0.35		0.25	ns
t _{en}	OE	A or B	9.3	3.3	8.6	ns
^t dis	OE	A or B	7.1	2.8	7.9	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tp71 and tp7H are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
74CBT16211ADGGRE4	LIFEBUY	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211A	
SN74CBT16211ADGGR	LIFEBUY	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211A	
SN74CBT16211ADGVR	LIFEBUY	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CY211A	
SN74CBT16211ADL	LIFEBUY	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211A	
SN74CBT16211ADLR	LIFEBUY	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211A	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16211ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74CBT16211ADGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1
SN74CBT16211ADLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16211ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74CBT16211ADGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0
SN74CBT16211ADLR	SSOP	DL	56	1000	367.0	367.0	55.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74CBT16211ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




DGV0056A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




DGV0056A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0056A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated